Data sheet acquired from Harris Semiconductor SCHS196
CD74HC688,
CD74HCT688
September 1997
High Speed CMOS Logic
8-Bit Magnitude Comparator
|
Features |
Description |
|
|
|
|
|
|
• |
Cascadable |
The Harris CD74HC688 and CD74HCT688 are 8-bit |
||||
[ /Title |
• |
Fanout (Over Temperature Range) |
magnitude comparators designed for use in computer and |
||||
logic applications that require the comparison of two 8-bit |
|||||||
(CD74 |
|
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads |
binary words. When the compared words are equal the |
||||
HC688 |
|
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads |
output (Y) is low and can be used as the enabling input for |
||||
, |
• |
Wide Operating Temperature Range . . . -55oC to 125oC |
the next device in a cascaded application. |
|
|||
|
|
|
|
|
|||
CD74 |
• |
Balanced Propagation Delay and Transition Times |
Ordering Information |
|
|
||
HCT68 |
• |
Significant Power Reduction Compared to LSTTL |
|
|
|
|
|
|
|
|
|
PKG. |
|||
8) |
|
TEMP. RANGE (oC) |
|
|
|||
|
Logic ICs |
PART NUMBER |
|
PACKAGE |
|||
/Sub- |
|
|
NO. |
||||
ject |
• HC Types |
CD74HC688E |
-55 to 125 |
|
20 Ld PDIP |
E20.3 |
|
|
- 2V to 6V Operation |
|
|||||
(High |
|
CD74HCT688E |
-55 to 125 |
|
20 Ld PDIP |
E20.3 |
|
|
- High Noise Immunity: NIL = 30%, NIH = 30%of VCC at |
|
|||||
Speed |
|
|
|
|
|
|
|
|
VCC = 5V |
CD74HC688M |
-55 to 125 |
|
20 Ld SOIC |
M20.3 |
|
CMOS |
|
|
|||||
• HCT Types |
CD74HCT688M |
-55 to 125 |
|
20 Ld SOIC |
M20.3 |
||
|
|
||||||
|
|
- 4.5V to 5.5V Operation |
|
|
|
|
|
|
|
CD54HC688 |
-55 to 125 |
|
Wafer |
|
|
|
|
- Direct LSTTL Input Logic Compatibility, |
|
|
|||
|
|
|
|
|
|
|
|
|
|
VIL= 0.8V (Max), VIH = 2V (Min) |
NOTES: |
|
|
|
|
|
|
- CMOS Input Compatibility, Il ≤ 1μA at VOL, VOH |
1. When ordering, use the entire part number. Add the suffix 96 to |
||||
|
|
|
obtain the variant in the tape and reel. |
|
|
||
|
|
|
2. Die for this part number is available which meets all electrical |
||||
|
|
|
specifications. Please contact your local sales office or Harris |
||||
|
|
|
customer service for ordering information. |
|
Pinout
CD74HC688, CD74HCT688
(PDIP, SOIC)
TOP VIEW
E |
1 |
20 |
VCC |
A0 |
2 |
19 |
Y |
B0 |
3 |
18 |
B7 |
A1 |
4 |
17 |
A7 |
B1 |
5 |
16 |
B6 |
A2 |
6 |
15 |
A6 |
B2 |
7 |
14 |
B5 |
A3 |
8 |
13 |
A5 |
B3 |
9 |
12 |
B4 |
GND |
10 |
11 A4 |
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. |
File Number 1646.1 |
|
Copyright © Harris Corporation 1997
1
CD74HC688, CD74HCT688
Functional Diagram
2 |
|
|
|
|
|||
A0 |
|
|
|
|
|
||
|
|
|
|
|
|||
4 |
|
|
|
|
|||
A1 |
|
|
|
|
|
||
|
|
|
|
|
|||
6 |
|
|
|
|
|||
A2 |
|
|
|
|
|
||
|
|
|
|
|
|||
8 |
|
|
|
|
|||
A3 |
|
|
|
|
|
||
|
|
|
|
|
|||
11 |
|
|
|
|
|||
A4 |
|
|
|
|
|
||
|
|
|
|
|
|||
13 |
|
|
|
|
|||
A5 |
|
|
|
|
|
||
|
|
|
|
|
|||
15 |
|
|
|
|
|||
A6 |
|
|
|
|
|
||
|
|
|
|
|
|||
17 |
|
|
|
|
|||
A7 |
|
|
|
|
Y |
||
|
|
||||||
3 |
|
|
19 |
|
|||
B0 |
|
|
|
|
|
||
|
|
|
|
|
|||
5 |
|
|
|
|
|||
B1 |
|
|
|
|
|
||
|
|
|
|
|
|||
7 |
|
|
|
|
|||
B2 |
|
|
|
|
|
||
|
|
|
|
|
|||
9 |
|
|
|
|
|||
B3 |
|
|
|
|
|
||
|
|
|
|
|
|||
12 |
|
|
|
|
|||
B4 |
|
|
|
|
|
||
|
|
|
|
|
|||
14 |
|
|
|
|
|||
B5 |
|
|
|
|
|
||
|
|
|
|
|
|||
16 |
|
|
|
|
|||
B6 |
|
|
|
|
|
||
|
|
|
|
|
|||
18 |
|
|
|
|
|||
B7 |
|
|
|
|
|
||
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
1 |
|
|
|
|
E |
|
|
|
|
|
|
|
|
|
|
|
TRUTH TABLE
|
INPUTS |
OUPUTS |
|||
|
|
|
|
|
|
A, B |
|
|
|
|
Y |
|
|
E |
|||
|
|
|
|
|
|
A = B |
|
|
L |
L |
|
|
|
|
|
|
|
A ¹ B |
|
|
L |
H |
|
|
|
|
|
||
X |
|
H |
H |
||
|
|
|
|
|
|
NOTES: H = High Voltage Level, L = Low Voltage Level, X = Don’t Care
2
CD74HC688, CD74HCT688
Logic Diagram
A0 |
B0 |
A1 |
B1 |
A2 |
B2 |
A3 |
B3 |
A4 |
B4 |
A5 |
B5 |
A6 |
B6 |
A7 |
B7 |
2 |
3 |
4 |
5 |
6 |
7 |
8 |
9 |
11 |
12 |
13 |
14 |
15 |
16 |
17 |
18 |
E
1
10 GND
20 VCC
19
Y
3