Texas Instruments CD74HCT253M96, CD74HCT253E, CD74HC253M, CD74HC253E, CD74HCT253M Datasheet

Data sheet acquired from Harris Semiconductor SCHS170

November 1997

CD74HC253,

CD74HCT253

High Speed CMOS Logic

Dual 4-Input Multiplexer

		Features			at VCC = 5V
		•	Common Select Inputs		• HCT Types
					- 4.5V to 5.5V Operation
	[ /Title	•	Separate Output-Enable Inputs
					- Direct LSTTL Input Logic Compatibility,
	(CD74
		•	Three-State Outputs		VIL= 0.8V (Max), VIH = 2V (Min)
	HC253	•	Fanout (Over Temperature Range)		- CMOS Input Compatibility, Il ≤ 1 A at VOL, VOH
	,		- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads		Description
	CD74		- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
	HCT25	•	Wide Operating Temperature Range . . . -55oC to 125oC		The Harris CD74HC253 and CD74HCT253 are dual 4-to-1
	3)	•	Balanced Propagation Delay and Transition Times		line selector/multiplexers having three-state outputs. One of
	/Sub-				four sources for each section is selected by the common
		•	Significant Power Reduction Compared to LSTTL		select inputs, S0 and S1. When the output enable (1OE,
	ject
					2OE) is HIGH, the output is in the high-impedance state.
			Logic ICs
	(High
		• HC Types			Ordering Information
	Speed
	CMOS		- 2V to 6V Operation
									PKG.
	Logic		- High Noise Immunity: NIL = 30%, NIH = 30% of VCC				TEMP. RANGE (oC)
					PART NUMBER			PACKAGE	NO.
	Dual
	4-Input
		Pinout
	Multi-		CD74HC253, CD74HCT253
	plexer)
			(PDIP, SOIC)
			TOP VIEW

1OE

1

16 VCC

S1	2	15	2OE
1I3	3	14	S0

1I2	4	13	2I3
1I1	5	12	2I2

1I0

6

11

2I1

1Y	7	10	2I0
GND	8	9	2Y

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.	File Number 1673.1

Copyright © Harris Corporation 1997

1

CD74HC253, CD74HCT253

Functional DiagramS

2OE	2I3	2I2	2I	1	2I0	S	0	S	1	1I	0	1I	1	1I	2	1I	3	1OE
15	13		12		11	10	14		2		6		5		4		3	1

	2OE	1OE
2OE		1OE

16

VCC 8

GND

P	N	N	P
2OE	2OE	1OE	1OE
	9		7
	2Y		1Y

TRUTH TABLE

						OUTPUT
SELECT INPUTS			DATA INPUTS			ENABLE			OUTPUT
S1	S0	I0	I1	I2	I3				Y
							OE
X	X	X	X	X	X		H		Z
L	L	L	X	X	X		L		L
L	L	H	X	X	X		L		H
L	H	X	L	X	X		L		L
L	H	X	H	X	X		L		H
H	L	X	X	L	X		L		L
H	L	X	X	H	X		L		H
H	H	X	X	X	L		L		L
H	H	X	X	X	H		L		H

NOTE:

Select inputs S1 and S0 are common to both sections.

H = High Voltage Level, L = Low Voltage Level, X = Don’t Care, Z = High Impedance (Off).

2

CD74HC253, CD74HCT253

Absolute Maximum Ratings

DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . .	-0.5V to 7V
DC Input Diode Current, IIK	±20mA
For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . .
DC Output Diode Current, IOK	±20mA
For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . .
DC Drain Current, per Output, IO	±35mA
For -0.5V < VO < VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . .
DC Output Source or Sink Current per Output Pin, IO	±25mA
For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . .
DC VCC or Ground Current, ICC . . . . . . . . . . . . . . . . . . . . .	. . . .±50mA

Thermal Information
Thermal Resistance (Typical, Note 3)	θJA (oC/W)
PDIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . .	. 90
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . .	. 160
Maximum Junction Temperature . . . . . . . . . . . . . . . .	. . . . . . . 150oC
Maximum Storage Temperature Range . . . . . . . . . .	-65oC to 150oC
Maximum Lead Temperature (Soldering 10s) . . . . . .	. . . . . . . 300oC
(SOIC - Lead Tips Only)

Operating Conditions

Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC Supply Voltage Range, VCC

HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V

DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC Input Rise and Fall Time

2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max) 4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max) 6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. θJA is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

		TEST				25oC		-40oC TO 85oC		-55oC TO 125oC
		CONDITIONS		VCC
PARAMETER	SYMBOL	VI (V)	IO (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES
High Level Input	VIH	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage
				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage
				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	VOH	VIH or VIL	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage
			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
CMOS Loads
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-	-	-	-	-	-	-	-	-	V
Voltage
			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
TTL Loads
			-7.8	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	VOL	VIH or VIL	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage
			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
CMOS Loads
			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output			-	-	-	-	-	-	-	-	-	V
Voltage
			-6	4.5	-	-	0.26	-	0.33	-	0.4	V
TTL Loads
			-7.8	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage	II	VCC or	-	6	-	-	±0.1	-	±1	-	±1	µA
Current		GND

3