Data sheet acquired from Harris Semiconductor SCHS216
November 1997
CD74HC4518, CD74HC4520, CD74HCT4520
High Speed CMOS Logic
Dual Synchronous Counters
|
Features |
Description |
|
|
|
|
|||
|
• |
Positive or Negative Edge Triggering |
The Harris CD74HC4518 is a dual BCD up-counter. The |
||||||
[ /Title |
• |
Synchronous Internal Carry Propagation |
Harris CD74HC4520 and CD74HCT4520 are dual binary |
||||||
up-counters. Each device consists of two independent |
|||||||||
(CD74 |
• |
Fanout (Over Temperature Range) |
internally synchronous 4-stage counters. The counter stages |
||||||
HC451 |
|
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads |
are D-type flip-flops having interchangeable CLOCK and |
||||||
8, |
|
- |
Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads |
ENABLE lines for incrementing on either the positive-going |
|||||
|
or the negative-going transition of CLOCK. The counters are |
||||||||
CD74 |
|
Wide Operating Temperature Range . . . -55oC to 125oC |
|||||||
• |
cleared by high levels on the MASTER RESET lines. The |
||||||||
HC452 |
• |
Balanced Propagation Delay and Transition Times |
counter can be cascaded in the ripple mode by connecting |
||||||
0, |
Q3 to the ENABLE input of the subsequent counter while the |
||||||||
• Significant Power Reduction Compared to LSTTL |
|||||||||
CD74 |
CLOCK input of the latter is held low. |
|
|
||||||
|
Logic ICs |
|
|
|
|
|
|||
HCT45 |
|
Ordering Information |
|
|
|||||
• HC Types |
|
|
|||||||
20) |
|
|
|
|
|
||||
|
- |
2V to 6V Operation |
|
|
|
|
|
||
|
|
|
|
|
PKG. |
||||
/Sub- |
|
|
TEMP. RANGE (oC) |
|
|
||||
|
- |
High Noise Immunity: NIL = 30%, NIH = 30% of VCC |
PART NUMBER |
|
PACKAGE |
NO. |
|||
ject |
|
|
|||||||
|
|
at VCC = 5V |
|
|
|
|
|
||
|
|
CD74HC4518E |
-55 to 125 |
|
16 Ld PDIP |
E16.3 |
|||
|
|
|
|
||||||
|
|
|
|
|
|||||
|
• HCT Types |
|
|
|
|
|
|||
|
CD74HC4520E |
-55 to 125 |
|
16 Ld PDIP |
E16.3 |
||||
|
|
- 4.5V to 5.5V Operation |
|
||||||
|
|
|
|
|
|
|
|||
|
|
- Direct LSTTL Input Logic Compatibility, |
CD74HCT4520E |
-55 to 125 |
|
16 Ld PDIP |
E16.3 |
||
|
|
|
VIL= 0.8V (Max), VIH = 2V (Min) |
|
|
|
|
|
|
|
|
|
CD74HC4520M |
-55 to 125 |
|
16 Ld SOIC |
M16.15 |
||
|
|
- CMOS Input Compatibility, Il ≤ 1μA at VOL, VOH |
|
||||||
|
|
|
|
|
|
|
|||
|
|
CD74HCT4520M |
-55 to 125 |
|
16 Ld SOIC |
M16.15 |
|||
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
NOTES: |
|
|
|
|
|
|
|
|
|
1. When ordering, use the entire part number. Add the suffix 96 to |
|||||
|
|
|
|
obtain the variant in the tape and reel. |
|
|
|||
|
|
|
|
2. Wafer or die for this part number is available which meets all elec- |
|||||
|
|
|
|
trical specifications. Please contact your local sales office or |
|||||
|
|
|
|
Harris customer service for ordering information. |
|
Pinout
CD74HC4518
CD74HC4520, CD74HCT4520
(PDIP, SOIC)
TOP VIEW
1CP |
1 |
16 VCC |
1E |
2 |
15 |
2MR |
1Q0 |
3 |
14 |
2Q3 |
1Q1 |
4 |
13 |
2Q2 |
1Q2 |
5 |
12 |
2Q1 |
1Q3 |
6 |
11 |
2Q0 |
1MR |
7 |
10 |
2E |
GND |
8 |
9 |
2CP |
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. |
File Number 1665.1 |
|
Copyright © Harris Corporation 1997
1
CD74HC4518, CD74HC4520, CD74HCT4520
Functional Diagram
|
|
|
1 |
÷10/÷16 |
3 |
|
|
1CP |
1Q0 |
||
|
|
|
|||
|
|
|
|
|
4 |
|
|
|
2 |
CL |
1Q1 |
|
|
1E |
5 |
||
|
|
|
|
1Q2 |
|
|
|
|
|
|
|
|
|
|
|
R |
6 |
|
|
|
|
1Q3 |
|
|
|
1MR |
7 |
|
|
|
|
|
|
|
|
|
|
|
9 |
÷10/÷16 |
11 |
|
|
2CP |
2Q0 |
||
|
|
|
|||
|
|
|
|
|
12 |
|
|
2E 10 |
CL |
2Q1 |
|
|
|
13 |
|||
|
|
|
|
|
2Q2 |
|
|
|
|
R |
14 2Q3 |
|
|
2MR 15 |
|
GND = 8 |
|
|
|
|
|
|
VCC = 16 |
|
|
|
|
TRUTH TABLE |
|
|
CP |
|
E |
MR |
OUTPUT STATE |
|
− |
|
H |
L |
Increment Counter |
|
L |
|
↓ |
L |
Increment Counter |
|
↓ |
|
X |
L |
No Change |
|
X |
|
− |
L |
No Change |
|
− |
|
L |
L |
No Change |
|
H |
|
↓ |
L |
No Change |
|
X |
|
X |
H |
Q0 thru Q3 = L |
NOTE: |
|
|
|
|
|
H |
= High State. |
|
|
|
|
L |
= Low State. |
|
|
|
|
− = High-to-Low Transition. |
|
|
|||
↓ = Low-to-High Transition. |
|
|
|||
X |
= Don’t Care. |
|
|
|
|
2
CD74HC4518, CD74HC4520, CD74HCT4520
Absolute Maximum Ratings
DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . |
-0.5V to 7V |
DC Input Diode Current, IIK |
±20mA |
For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . |
|
DC Output Diode Current, IOK |
±20mA |
For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . |
|
DC Output Source or Sink Current per Output Pin, IO |
±25mA |
For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . |
|
DC VCC or Ground Current, ICC . . . . . . . . . . . . . . . . . . . . . |
. . . .±50mA |
Thermal Information |
|
Thermal Resistance (Typical, Note 3) |
θJA (oC/W) |
PDIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. 90 |
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. 160 |
Maximum Junction Temperature . . . . . . . . . . . . . . . . |
. . . . . . . 150oC |
Maximum Storage Temperature Range . . . . . . . . . . |
-65oC to 150oC |
Maximum Lead Temperature (Soldering 10s) . . . . . . |
. . . . . . . 300oC |
(SOIC - Lead Tips Only) |
|
Operating Conditions
Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC Supply Voltage Range, VCC
HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC Input Rise and Fall Time
2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max) 4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max) 6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
3. θJA is measured with the component mounted on an evaluation PC board in free air.
DC Electrical Specifications
|
|
TEST |
|
|
|
|
|
|
-55oC TO |
|
||
|
|
CONDITIONS |
|
|
25oC |
|
-40oC TO 85oC |
125oC |
|
|||
PARAMETER |
SYMBOL |
VI (V) |
IO (mA) |
VCC (V) |
MIN |
TYP |
MAX |
MIN |
MAX |
MIN |
MAX |
UNITS |
HC TYPES |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
High Level Input |
VIH |
- |
- |
2 |
1.5 |
- |
- |
1.5 |
- |
1.5 |
- |
V |
Voltage |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4.5 |
3.15 |
- |
- |
3.15 |
- |
3.15 |
- |
V |
|
|
|
|
|
|||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
6 |
4.2 |
- |
- |
4.2 |
- |
4.2 |
- |
V |
|
|
|
|
|
|
|
|
|
|
|
|
|
Low Level Input |
VIL |
- |
- |
2 |
- |
- |
0.5 |
- |
0.5 |
- |
0.5 |
V |
Voltage |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4.5 |
- |
- |
1.35 |
- |
1.35 |
- |
1.35 |
V |
|
|
|
|
|
|||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
6 |
- |
- |
1.8 |
- |
1.8 |
- |
1.8 |
V |
|
|
|
|
|
|
|
|
|
|
|
|
|
High Level Output |
VOH |
VIH or VIL |
-0.02 |
2 |
1.9 |
- |
- |
1.9 |
- |
1.9 |
- |
V |
Voltage |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
-0.02 |
4.5 |
4.4 |
- |
- |
4.4 |
- |
4.4 |
- |
V |
|
CMOS Loads |
|
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
-0.02 |
6 |
5.9 |
- |
- |
5.9 |
- |
5.9 |
- |
V |
|
|
|
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
High Level Output |
|
|
- |
- |
- |
- |
- |
- |
- |
- |
- |
V |
Voltage |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
-4 |
4.5 |
3.98 |
- |
- |
3.84 |
- |
3.7 |
- |
V |
|
TTL Loads |
|
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
-5.2 |
6 |
5.48 |
- |
- |
5.34 |
- |
5.2 |
- |
V |
|
|
|
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
Low Level Output |
VOL |
VIH or VIL |
0.02 |
2 |
- |
- |
0.1 |
- |
0.1 |
- |
0.1 |
V |
Voltage |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
0.02 |
4.5 |
- |
- |
0.1 |
- |
0.1 |
- |
0.1 |
V |
|
CMOS Loads |
|
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
0.02 |
6 |
- |
- |
0.1 |
- |
0.1 |
- |
0.1 |
V |
|
|
|
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
Low Level Output |
|
|
- |
- |
- |
- |
- |
- |
- |
- |
- |
V |
Voltage |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4 |
4.5 |
- |
- |
0.26 |
- |
0.33 |
- |
0.4 |
V |
|
TTL Loads |
|
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
5.2 |
6 |
- |
- |
0.26 |
- |
0.33 |
- |
0.4 |
V |
|
|
|
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
Input Leakage |
II |
VCC or |
- |
6 |
- |
- |
±0.1 |
- |
±1 |
- |
±1 |
μA |
Current |
|
GND |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Quiescent Device |
ICC |
VCC or |
0 |
6 |
- |
- |
8 |
- |
80 |
- |
160 |
μA |
Current |
|
GND |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
3