Data sheet acquired from Harris Semiconductor SCHS151
September 1997
CD74HC153,
CD74HCT153
High Speed CMOS Logic
Dual 4-Input Multiplexer
|
Features |
Description |
|
|
|
|
|
|
|
|
|
|
• |
Common Select Inputs |
The Harris CD74HC153 and CD74HCT153 are dual 4 to line |
||||||||
[ /Title |
• |
Separate Enable Inputs |
selector/multiplexers which select one of 4 to 1 line |
||||||||
selector/multiplexers which select one of four sources for |
|||||||||||
(CD74H |
• |
Buffered inputs and Outputs |
each section by the common select inputs, S0 and S1. When |
||||||||
C153, |
|
|
|
|
|
|
|
|
|
|
|
• |
Fanout (Over Temperature Range) |
the enable inputs (1E, |
2E) are HIGH, the outputs are in the |
||||||||
CD74H |
LOW state. |
|
|
|
|
|
|
|
|
||
|
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads |
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
||
CT153) |
|
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads |
Ordering Information |
|
|
||||||
/Subject |
• |
Wide Operating Temperature Range . . . -55oC to 125oC |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
PKG. |
|||
(High |
• |
Balanced Propagation Delay and Transition Times |
|
TEMP. RANGE (oC) |
|
|
|||||
Speed |
PART NUMBER |
|
PACKAGE |
NO. |
|||||||
CMOS |
• |
Significant Power Reduction Compared to LSTTL |
CD74HC153E |
|
|
-55 to 125 |
|
16 Ld PDIP |
E16.3 |
||
Logic |
|
Logic ICs |
|
|
|
|
|
|
|
|
|
|
CD74HCT153E |
|
|
-55 to 125 |
|
16 Ld PDIP |
E16.3 |
||||
• HC Types |
|
|
|
||||||||
Dual 4- |
|
|
|
|
|
|
|
|
|
||
CD74HC153M |
|
|
-55 to 125 |
|
16 Ld SOIC |
M16.15 |
|||||
Input |
|
- 2V to 6V Operation |
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
||
|
|
- High Noise Immunity: NIL = 30%, NIH = 30%of VCC at |
CD74HCT153M |
|
|
-55 to 125 |
|
16 Ld SOIC |
M16.15 |
||
|
|
VCC = 5V |
|
|
|
|
|
|
|
|
|
|
|
CD54HC153W |
|
|
-55 to 125 |
|
Wafer |
|
|||
|
|
|
|
|
|
|
|||||
|
• HCT Types |
|
|
|
|
|
|
|
|
|
|
|
NOTES: |
|
|
|
|
|
|
|
|
||
|
|
- 4.5V to 5.5V Operation |
|
|
|
|
|
|
|
|
|
|
|
1. When ordering, use the entire part number. Add the suffix 96 to |
|||||||||
|
|
- Direct LSTTL Input Logic Compatibility, |
|||||||||
|
|
obtain the variant in the tape and reel. |
|
|
|||||||
|
|
VIL= 0.8V (Max), VIH = 2V (Min) |
|
|
|||||||
|
|
2. Wafer or die for this part number is available which meets all elec- |
|||||||||
|
|
- CMOS Input Compatibility, Il ≤ 1 A at VOL, VOH |
|||||||||
|
|
trical specifications. Please contact your local sales office or |
|||||||||
|
|
|
Harris customer service for ordering information. |
|
Pinout
CD74HC153, CD74HCT153
(PDIP, SOIC)
TOP VIEW
1E |
1 |
16 VCC |
S1 |
2 |
15 |
2E |
1I3 |
3 |
14 |
S0 |
1I2 |
4 |
13 |
2I3 |
1I1 |
5 |
12 |
2I2 |
1I0 |
6 |
11 |
2I1 |
1Y |
7 |
10 |
2I0 |
GND |
8 |
9 |
2Y |
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. |
File Number 1774.1 |
|
Copyright © Harris Corporation 1997
1
CD74HC153, CD74HCT153
Functional Diagram
1 |
|
|
1E |
|
|
6 |
|
|
1I0 |
|
|
5 |
|
|
1I1 |
|
7 |
4 |
SEL/MUX |
1Y |
1I2 |
|
|
3 |
|
|
1I3 |
|
|
14 |
|
|
S0 |
|
|
2 |
|
|
S1 |
|
|
10 |
|
|
2I0 |
|
|
11 |
|
|
2I1 |
|
9 |
12 |
SEL/MUX |
2Y |
2I2 |
|
|
13 |
|
|
2I3 |
|
|
15 |
|
GND = 8 |
2E |
|
VCC = 16 |
|
|
TRUTH TABLE
SELECT INPUTS |
|
DATA INPUTS |
|
ENABLE |
OUTPUT |
||||
|
|
|
|
|
|
|
|
|
|
S1 |
S0 |
I0 |
I1 |
I2 |
I3 |
|
|
|
Y |
|
E |
||||||||
X |
X |
X |
X |
X |
X |
H |
L |
||
|
|
|
|
|
|
|
|
|
|
L |
L |
L |
X |
X |
X |
|
L |
L |
|
|
|
|
|
|
|
|
|
|
|
L |
L |
H |
X |
X |
X |
|
L |
H |
|
|
|
|
|
|
|
|
|
|
|
L |
H |
X |
L |
X |
X |
|
L |
L |
|
|
|
|
|
|
|
|
|
|
|
L |
H |
X |
H |
X |
X |
|
L |
H |
|
|
|
|
|
|
|
|
|
|
|
H |
L |
X |
X |
L |
X |
|
L |
L |
|
|
|
|
|
|
|
|
|
|
|
H |
L |
X |
X |
H |
X |
|
L |
H |
|
|
|
|
|
|
|
|
|
|
|
H |
H |
X |
X |
X |
L |
|
L |
L |
|
|
|
|
|
|
|
|
|
|
|
H |
H |
X |
X |
X |
H |
|
L |
H |
|
|
|
|
|
|
|
|
|
|
|
NOTE:
Select inputs S1 and S0 are common to both sections.
H = High Voltage Level, L = Low Voltage Level, X = Don’t Care
2