Texas Instruments SN74ABT863DBLE, SN74ABT863DBR, SN74ABT863DW, SN74ABT863DWR, SN74ABT863NT Datasheet

0 (0)

 

 

 

 

 

 

SN54ABT863, SN74ABT863

 

 

 

 

 

 

9-BIT BUS TRANSCEIVERS

 

 

 

 

 

 

 

 

 

WITH 3-STATE OUTPUTS

 

 

 

 

 

 

SCBS201E ± FEBRUARY 1991 ± REVISED JULY 1998

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

D

State-of-the-Art EPIC-

ΙΙ

 

BiCMOS Design

SN54ABT863 . . . JT PACKAGE

 

B

 

SN74ABT863 . . . DB, DW, NT, OR PW PACKAGE

 

Significantly Reduces Power Dissipation

D Typical VOLP (Output Ground Bounce) < 1 V

 

 

 

 

(TOP VIEW)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

at VCC = 5 V, TA = 25°C

 

 

 

OEBA1

 

 

1

24

 

 

VCC

 

 

 

 

 

 

 

 

D High-Impedance State During Power Up

 

A1

 

2

23

 

 

B1

 

and Power Down

 

 

 

 

A2

 

3

22

 

 

B2

 

 

 

 

 

 

 

 

D High-Drive Outputs (±32-mA IOH, 64-mA IOL)

 

A3

 

4

21

 

 

B3

 

 

 

 

 

A4

 

5

20

 

 

B4

 

 

 

 

D Latch-Up Performance Exceeds 500 mA Per

 

 

 

 

 

A5

 

6

19

 

 

B5

 

 

 

 

 

JESD 17

 

 

 

 

 

 

 

 

 

 

 

 

A6

 

7

18

 

 

B6

 

 

 

 

 

 

 

 

D ESD Protection Exceeds 2000 V Per

 

 

 

 

 

A7

 

8

17

 

 

B7

 

 

 

 

 

MIL-STD-883, Method 3015; Exceeds 200 V

 

 

 

 

 

 

A8

 

9

16

 

 

B8

 

 

 

 

 

 

Using Machine Model (C = 200 pF, R = 0)

 

 

 

 

 

 

A9

 

10

15

 

 

B9

 

 

 

 

 

D Package Options Include Plastic

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

OEBA2

 

 

11

14

 

 

OEAB2

 

 

 

Small-Outline (DW), Shrink Small-Outline

 

GND

 

 

 

 

 

 

 

 

 

 

 

12

13

 

 

OEAB1

 

 

 

(DB) Packages, and Thin Shrink

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Small-Outline (PW), Ceramic Chip Carriers

 

 

 

 

 

 

 

 

 

 

 

 

(FK), Plastic (NT), and Ceramic (JT) DIPs

SN54ABT863 . . . FK PACKAGE

 

 

 

 

 

 

 

 

(TOP VIEW)

 

 

 

description

The 'ABT863 devices are 9-bit transceivers designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing.

These devices allow noninverted data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic

levels at the output-enable (OEAB and OEBA) inputs.

The outputs are in the high-impedance state during power up and power down. The outputs remain in the high-impedance state while the device is powered down.

 

A2

A1

OEBA1

NC

CC

B1

B2

 

 

V

 

 

4

3

2

1

28 27 26

 

A3

5

 

 

 

 

 

25

B3

A4

6

 

 

 

 

 

24

B4

A5

7

 

 

 

 

 

21

B5

NC

8

 

 

 

 

 

22

NC

A6

9

 

 

 

 

 

21

B6

A7

10

 

 

 

 

 

20

B7

A8

11

 

 

 

 

 

19

B8

 

12 13 14 15 16 17 18

 

 

A9

OEBA2

GND

NC

OEAB1

OEAB2

B9

 

NC ± No internal connection

When VCC is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT863 is characterized for operation over the full military temperature range of ±55°C to 125°C. The SN74ABT863 is characterized for operation from ±40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright 1998, Texas Instruments Incorporated

POST OFFICE BOX 655303 DALLAS, TEXAS 75265

1

Texas Instruments SN74ABT863DBLE, SN74ABT863DBR, SN74ABT863DW, SN74ABT863DWR, SN74ABT863NT Datasheet

SN54ABT863, SN74ABT863 9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS201E ± FEBRUARY 1991 ± REVISED JULY 1998

FUNCTION TABLE

 

 

 

INPUTS

 

 

OPERATION

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

OEAB1

OEAB2

OEBA1

OEBA2

 

 

 

L

L

L

L

Latch A and B

 

 

 

 

 

 

 

L

L

H

X

A to B

 

L

L

X

H

 

 

 

 

 

 

 

 

 

H

X

L

L

B to A

 

X

H

L

L

 

 

 

 

 

 

 

 

 

H

X

H

X

 

 

H

X

X

H

Isolation

 

X

H

X

H

 

 

 

X

H

H

X

 

 

 

 

 

 

 

 

 

 

 

logic symbol²

1

&

 

 

OEBA1

 

 

EN1

11

 

 

OEBA2

 

 

 

13

&

 

 

OEAB1

 

EN2

14

 

 

OEAB2

 

 

 

2

1

1

23

A1

B1

3

 

1

2

 

 

22

A2

 

 

B2

4

 

 

21

A3

 

 

B3

5

 

 

20

A4

 

 

B4

6

 

 

19

A5

 

 

B5

7

 

 

18

A6

 

 

B6

2

POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN54ABT863, SN74ABT863 9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS201E ± FEBRUARY 1991 ± REVISED JULY 1998

logic diagram (positive logic)

1 OEBA1

11

OEBA2

13 OEAB1

14

OEAB2

2

23

A1

B1

To Eight Other Channels

Pin numbers shown are for the DB, DW, JT, NT, and PW packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)²

Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. ±0.5 V to 7

V

Input voltage range, VI (except I/O ports) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. ±0.5 V to 7

V

Voltage range applied to any output in the high or power-off state, VO . . . . . . . . . . . . . . . . . . .

±0.5 V to 5.5

V

Current into any output in the low state, IO: SN54ABT863 . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . . 96 mA

SN74ABT863 . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . 128 mA

Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . ±18 mA

Output clamp current, IOK (VO < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . ±50 mA

Package thermal impedance, θJA (see Note 2): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . 104°C/W

DW package . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . 81°C/W

NT package . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . . 67°C/W

PW package . . . . . . . . . . . . . . . . . . . . . . . . . . .

. . . . . 120°C/W

Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

±65°C to 150°C

²Stresses beyond those listed under ªabsolute maximum ratingsº may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under ªrecommended operating conditionsº is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2.The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

POST OFFICE BOX 655303 DALLAS, TEXAS 75265

3

Loading...
+ 5 hidden pages