TPS3820-xx, TPS3823-xx, TPS3824-xx, TPS3825-xx, TPS3828-xx
PROCESSOR SUPERVISORY CIRCUITS
SLVS165C ± APRIL 1998 ± REVISED DECEMBER 1999
features
DPower-On Reset Generator With Fixed Delay Time of 200 ms (TPS3823/4/5/8) or 25 ms (TPS3820)
DManual Reset Input (TPS3820/3/5/8)
DReset Output Available in Active-Low (TPS3820/3/4/5), Active-High (TPS3824) and Open-Drain (TPS3828)
DSupply Voltage Supervision Range
2.5V, 3 V, 3.3 V, 5 V
DWatchdog Timer (TPS3820/3/4/8)
DSupply Current of 15 A (Typ)
DSOT23-5 Package
DTemperature Range . . . ±40°C to 85°C
TPS3820, TPS3823, TPS3828 . . . DBV PACKAGE
|
|
|
|
(TOP VIEW) |
|
||
|
|
|
|
|
|
|
|
|
|
|
1 |
5 |
|
VDD |
|
RESET |
|
|
|
||||
|
|
|
|
||||
GND |
|
2 |
|
|
|
||
|
|
|
|
||||
|
|
|
3 |
4 |
|
WDI |
|
|
MR |
|
|
|
|||
|
|
|
|
|
|
|
|
TPS3824 . . . DBV PACKAGE
(TOP VIEW)
|
|
|
1 |
5 |
|
VDD |
RESET |
|
|
||||
|
|
|
|
|||
GND |
|
2 |
|
|
|
|
|
|
|
|
|||
RESET |
|
3 |
4 |
|
WDI |
|
|
|
|||||
|
|
|
|
|
|
|
applications
TPS3825 . . . DBV PACKAGE
(TOP VIEW)
DApplications Using DSPs, Microcontrollers, or Microprocessors
DIndustrial Equipment
DProgrammable Controls
DAutomotive Systems
DPortable/Battery-Powered Equipment
DIntelligent Instruments
DWireless Communications Systems
DNotebook/Desktop Computeres
|
|
|
1 |
5 |
|
|
VDD |
|
RESET |
|
|
|
|||||
|
|
|
|
|||||
GND |
|
2 |
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
3 |
4 |
|
|
|
||
RESET |
|
|
|
MR |
|
|||
|
|
|
|
|
|
|
|
|
typical application
3.3 V
description |
|
|
|
VDD |
|
|
|
|
100 nF |
|
|
VDD |
||||
|
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
The TPS382x family of supervisors provides |
|
|
|
|
RESET |
|
|
|
|
|
|
|
RESET |
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
circuit initialization and timing supervision, |
TPS3823-33 |
|
|
|
|
|
|
MSP430C325 |
||||||||
primarily for DSP and processor-based systems. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
MR |
|
WDI |
|
|
|
|
|
I/O |
|||||||
|
|
|
|
|
|
|
|
|
|
|||||||
During power-on, |
|
is asserted when |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
RESET |
|
|
|
GND |
|
|
|
|
|
|
|
GND |
||||
supply voltage VDD becomes higher than 1.1 V. |
|
|
|
|
|
|
|
|
|
|
||||||
Thereafter, the supply voltage supervisor moni- |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tors VDD and keeps RESET active as long as VDD remains below the threshold voltage VIT±.
An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time, td, starts after VDD has risen above the threshold voltage VIT±. When the supply voltage drops below the threshold voltage VIT±, the output becomes active (low) again. No external components are required. All the devices of this family have a fixed-sense threshold voltage VIT± set by an internal voltage divider.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright 1999, Texas Instruments Incorporated
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265 |
1 |
TPS3820-xx, TPS3823-xx, TPS3824-xx, TPS3825-xx, TPS3828-xx
PROCESSOR SUPERVISORY CIRCUITS
SLVS165C ± APRIL 1998 ± REVISED DECEMBER 1999
description (continued)
The TPS3820/3/5/8 devices incorporate a manual reset input, MR. A low level at MR causes RESET to become active. The TPS3824/5 devices include a high-level output RESET. TPS3820/3/4/8 have a watchdog timer that is periodically triggered by a positive or negative transition at WDI. When the supervising system fails to retrigger
the watchdog circuit within the time-out interval, ttout, RESET becomes active for the time period td. This event also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog.
The product spectrum is designed for supply voltages of 2.5 V, 3 V, 3.3 V, and 5 V. The circuits are available in a 5-pin SOT23-5 package. The TPS382x devices are characterized for operation over a temperature range of -40°C to 85°C.
PACKAGE INFORMATION
DEVICE NAME |
DEVICE NAME |
THRESHOLD VOLTAGE |
MARKING |
|
|
|
|
TPS3820-25DBVT² |
TPS3820-25DBVR³§ |
2.25 V |
|
TPS3820-30DBVT² |
TPS3820-30DBVR³§ |
2.63 V |
|
TPS3820-33DBVT² |
TPS3820-33DBVR³ |
2.93 V |
PDEI |
TPS3820-50DBVT² |
TPS3820-50DBVR³ |
4.55 V |
PDDI |
TPS3823-25DBVT² |
TPS3823-25DBVR³ |
2.25 V |
PAPI |
TPS3823-30DBVT² |
TPS3823-30DBVR³ |
2.63 V |
PAQI |
TPS3823-33DBVT² |
TPS3823-33DBVR³ |
2.93 V |
PARI |
TPS3823-50DBVT² |
TPS3823-50DBVR³ |
4.55 V |
PASI |
TPS3824-25DBVT² |
TPS3824-25DBVR³ |
2.25 V |
PATI |
TPS3824-30DBVT² |
TPS3824-30DBVR³ |
2.63 V |
PAUI |
TPS3824-33DBVT² |
TPS3824-33DBVR³ |
2.93 V |
PAVI |
TPS3824-50DBVT² |
TPS3824-50DBVR³ |
4.55 V |
PAWI |
TPS3825-25DBVT² |
TPS3825-25DBVR³§ |
2.25 V |
|
TPS3825-30DBVT² |
TPS3825-30DBVR³§ |
2.63 V |
|
TPS3825-33DBVT² |
TPS3825-33DBVR³ |
2.93 V |
PDGI |
TPS3825-50DBVT² |
TPS3825-50DBVR³ |
4.55 V |
PDFI |
TPS3828-25DBVT² |
TPS3828-25DBVR³§ |
2.25 V |
|
TPS3828-30DBVT² |
TPS3828-30DBVR³§ |
2.63 V |
|
TPS3828-33DBVT² |
TPS3828-33DBVR³ |
2.93 V |
PDII |
TPS3828-50DBVT² |
TPS3828-50DBVR³ |
4.55 V |
PDHI |
² The DBVT package indicates tape and reel of 250 parts. ³ The DBVR package indicates tape and reel of 3000 parts.
§ This device is in the Product Preview stage of development. Contact the local TI sales office for availability
FUNCTION/TRUTH TABLE
|
|
|
INPUTS |
|
OUTPUTS |
|||
|
|
|
|
|
|
|
|
|
|
MR |
³ |
|
VDD>VIT |
|
RESET |
|
RESET² |
|
L |
|
0 |
|
L |
H |
||
|
|
|
|
|
|
|
||
|
L |
|
1 |
|
L |
H |
||
|
|
|
|
|
|
|
||
|
H |
|
0 |
|
L |
H |
||
|
|
|
|
|
|
|
||
|
H |
|
1 |
|
H |
L |
² TPS3824/5
³ TPS3820/3/5/8
2 |
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265 |
TPS3820-xx, TPS3823-xx, TPS3824-xx, TPS3825-xx, TPS3828-xx
PROCESSOR SUPERVISORY CIRCUITS
SLVS165C ± APRIL 1998 ± REVISED DECEMBER 1999
functional block diagram
VDD
Watchdog |
Reset² |
|
Reset |
||
Timer Logic |
Logic |
|
|
Reset |
|
|
52 kΩ |
|
+ |
MR³ |
|
_ |
||
Vref |
40 kΩ |
|
|
||
Transition |
WDI |
|
Detector |
||
|
² TPS3824/5
³ TPS3820/3/5/8
timing diagram
VIT
VDD
1.1 V
td |
td |
tt(out) |
td |
undefined
|
undefined |
|
|
|
RESET |
|
|
|
|
WDI |
X |
X |
X |
X |
|
X = Don't care |
|
|
|
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265 |
3 |