Fairchild Semiconductor 74VHC04SJX, 74VHC04SJ, 74VHC04N, 74VHC04MX, 74VHC04MTCX Datasheet
...
November 1992
Revised April 1999
74VHC04 Hex Inverter
General Description
The VHC04 is an advanced high speed CMOS Inverter fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.
The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output. An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This cir-
cuit prevents device destruction due to mismatched supply and input voltages.
Features
■High Speed: tPD = 3.8 ns (typ) at VCC = 5V
■High noise immunity: VNIH = VNIL = 28% VCC (Min)
■Power down protection is provided on all inputs
■Low Noise: VOLP = 0.4V (typ)
■Low power dissipation: ICC = 2 μA (Max) @ TA = 25°C
■Pin and function compatible with 74HC04
Ordering Code:
Order Number |
Package Number |
Package Description |
|
|
|
74VHC04M |
M14A |
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow |
|
|
|
74VHC04SJ |
M14D |
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
|
|
|
74VHC04MTC |
MTC14 |
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
|
|
|
74VHC04N |
N14A |
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide |
|
|
|
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol |
Connection Diagram |
|
IEEE/IEC |
Pin Descriptions |
|
Truth Table |
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
Pin Names |
Description |
|
A |
|
O |
|
|
|
|
|
|
|
|
|
||
|
An |
Inputs |
|
L |
|
H |
|||
|
|
|
|
Outputs |
|
H |
|
L |
|
|
On |
||||||||
|
|
|
|
|
|
||||
|
|
|
|
|
|
||||
Inverter Hex 74VHC04
© 1999 Fairchild Semiconductor Corporation |
DS011516.prf |
www.fairchildsemi.com |
74VHC04
Absolute Maximum Ratings(Note 1)
Supply Voltage (VCC) |
−0.5V to +7.0V |
DC Input Voltage (VIN) |
−0.5V to +7.0V |
DC Output Voltage (VOUT) |
−0.5V to VCC + 0.5V |
Input Diode Current (IIK) |
−20 mA |
Output Diode Current (IOK) |
±20 mA |
DC Output Current (IOUT) |
±25 mA |
DC VCC/GND Current (ICC) |
±50 mA |
Storage Temperature (TSTG) |
−65°C to +150°C |
Lead Temperature (TL) |
260°C |
(Soldering, 10 seconds) |
Recommended Operating
Conditions (Note 2)
Supply Voltage (VCC) |
2.0V to +5.5V |
Input Voltage (VIN) |
0V to +5.5V |
Output Voltage (VOUT) |
0V to VCC |
Operating Temperature (TOPR) |
−40°C to +85°C |
Input Rise and Fall Time (tr, tf) |
|
VCC = 3.3V ± 0.3V |
0 100 ns/V |
VCC = 5.0V ± 0.5V |
0 20 ns/V |
Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.
Note 2: Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
|
|
V |
|
TA = 25°C |
|
TA = −40°C to +85°C |
|
|
|
||
Symbol |
Parameter |
CC |
|
|
|
|
|
Units |
Conditions |
||
(V) |
Min |
Typ |
Max |
Min |
Max |
||||||
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
VIH |
HIGH Level |
2.0 |
1.50 |
|
|
1.50 |
|
V |
|
|
|
|
Input Voltage |
3.0 − 5.5 |
0.7 VCC |
|
|
0.7 VCC |
|
|
|
||
|
|
|
|
|
|
|
|||||
VIL |
LOW Level |
2.0 |
|
|
0.50 |
|
0.50 |
V |
|
|
|
|
Input Voltage |
3.0 − 5.5 |
|
|
0.3 VCC |
|
0.3 VCC |
|
|
||
|
|
|
|
|
|
|
|||||
VOH |
HIGH Level |
2.0 |
1.9 |
2.0 |
|
1.9 |
|
|
VIN = VIH |
IOH = −50 μA |
|
|
Output Voltage |
3.0 |
2.9 |
3.0 |
|
2.9 |
|
V |
or VIL |
|
|
|
|
4.5 |
4.4 |
4.5 |
|
4.4 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
3.0 |
2.58 |
|
|
2.48 |
|
V |
|
IOH = −4 mA |
|
|
|
4.5 |
3.94 |
|
|
3.80 |
|
|
IOH = −8 mA |
||
|
|
|
|
|
|
|
|||||
VOL |
LOW Level |
2.0 |
|
0.0 |
0.1 |
|
0.1 |
|
VIN = VIH |
IOL = +50 μA |
|
|
Output Voltage |
3.0 |
|
0.0 |
0.1 |
|
0.1 |
V |
or VIL |
|
|
|
|
4.5 |
|
0.0 |
0.1 |
|
0.1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
3.0 |
|
|
0.36 |
|
0.44 |
V |
|
IOL = 4 mA |
|
|
|
4.5 |
|
|
0.36 |
|
0.44 |
|
IOL = 8 mA |
||
|
|
|
|
|
|
|
|||||
IIN |
Input Leakage Current |
0 − 5.5 |
|
|
±0.1 |
|
±1.0 |
μA |
VIN = 5.5V |
or GND |
|
ICC |
Quiescent Supply Current |
5.5 |
|
|
2.0 |
|
20.0 |
μA |
VIN = VCC or GND |
||
Noise Characteristics
|
|
V |
TA = 25°C |
|
|
||
Symbol |
Parameter |
CC |
|
|
Units |
Conditions |
|
(V) |
Typ |
Limits |
|||||
|
|
|
|
||||
|
|
|
|
|
|
|
|
VOLP |
Quiet Output Maximum Dynamic VOL |
5.0 |
0.4 |
0.8 |
V |
CL = 50 pF |
|
(Note 3) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VOLV |
Quiet Output Minimum Dynamic VOL |
5.0 |
−0.4 |
−0.8 |
V |
CL = 50 pF |
|
(Note 3) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VIHD |
Minimum HIGH Level Dynamic Input Voltage |
5.0 |
|
3.5 |
V |
CL = 50 pF |
|
(Note 3) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VILD |
Maximum LOW Level Dynamic Input Voltage |
5.0 |
|
1.5 |
V |
CL = 50 pF |
|
(Note 3) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Note 3: Parameter guaranteed by design.
www.fairchildsemi.com |
2 |
Loading...