Fairchild Semiconductor 74ACTQ18825SSCX, 74ACTQ18825SSC, 74ACTQ18825MTDX, 74ACTQ18825MTD, 74ACTQ18825CW Datasheet
September 1991
Revised January 2000
74ACTQ18825
18-Bit Buffer/Line Driver with 3-STATE Outputs
General Description
The ACTQ18825 contains eighteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is byte controlled. Each byte has separate 3-STATE control inputs which can be shorted together for full 18-bit operation.
The ACTQ18825 utilizes Fairchild FACT Quiet Seriesä technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series features GTOä output control and undershoot corrector for superior performance.
Features
■Utilizes Fairchild FACT Quiet Series technology
■Broadside pinout allows for easy board layout
■Guaranteed simultaneous switching noise level and dynamic threshold performance
■Guaranteed pin-to-pin output skew
■Separate control logic for each byte
■Extra data width for wider address/data paths or buses carrying parity
■Outputs source/sink 24 mA
■Additional specs for Multiple Output Switching
■Output loading specs for both 50 pF and 250 pF loads
Ordering Code:
Order Number |
Package Number |
Package Description |
|
|
|
74ACTQ18825SSC |
MS56A |
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300” Wide |
|
|
|
74ACTQ18825MTD |
MTD56 |
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide |
|
|
|
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
|
Pin Names |
Description |
|
|
|
|
|
|
|
n |
Output Enable Input (Active LOW) |
|
OE |
||
I0–I17 |
Inputs |
||
O0–O17 |
Outputs |
||
|
|
|
|
FACTä, FACT Quiet Seriesä and GTOä are trademarks of Fairchild Semiconductor Corporation.
Outputs STATE-3 with Driver Buffer/Line Bit-18 74ACTQ18825
© 2000 Fairchild Semiconductor Corporation |
DS010955 |
www.fairchildsemi.com |
74ACTQ18825
Connection Diagram
Logic Diagram
Functional Description
The ACTQ18825 contains eighteen non-inverting buffers with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independently of the other. The control pins may be shorted together to obtain full 18-bit operation. The 3-STATE outputs are controlled by an Output Enable (OEn) input for
each byte. When OEn is LOW, the outputs are in 2-state
mode. When OEn is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.
Truth Table
|
|
|
|
|
|
Inputs |
|
|
Outputs |
||||
|
|
|
|
|
|
||||||||
Byte 1 (0:8) |
Byte 2 (8:17) |
I0–I 8 |
I9–I 17 |
O0–O 8 |
O9–O 17 |
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
OE1 |
OE2 |
|
OE3 |
OE4 |
|
|
|
|
||||
|
L |
L |
|
L |
L |
H |
H |
H |
H |
||||
|
H |
X |
|
L |
L |
X |
L |
Z |
L |
||||
|
X |
H |
|
L |
L |
X |
H |
Z |
H |
||||
|
L |
L |
|
H |
X |
L |
X |
L |
Z |
||||
|
L |
L |
|
X |
H |
H |
X |
H |
Z |
||||
|
H |
H |
|
H |
H |
X |
X |
Z |
Z |
||||
|
L |
L |
|
L |
L |
L |
L |
L |
L |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = HIGH Impedance
www.fairchildsemi.com |
2 |
Absolute Maximum Ratings(Note 1)
Supply Voltage (VCC) |
−0.5V to +7.0V |
DC Input Diode Current (IIK) |
|
VI = −0.5V |
−20 mA |
VI = VCC +0.5V |
+20 mA |
DC Output Diode Current (IOK) |
|
VO = −0.5V |
−20 mA |
VO = VCC +0.5V |
+20 mA |
DC Output Voltage (VO) |
−0.5V to VCC + 0.5V |
DC Output Source/Sink Current (IO) |
±50 mA |
DC VCC or Ground Current |
|
Per Output Pin |
±50 mA |
Storage Temperature |
−65°C to +150°C |
ESD Last Passing Voltage (Min) |
4000V |
Recommended Operating
Conditions
Supply Voltage (VCC) |
4.5V to 5.5V |
Input Voltage (VI) |
0V to VCC |
Output Voltage (VO) |
0V to VCC |
Operating Temperature (TA) |
−40°C to +85°C |
Minimum Input Edge Rate ( V t) |
125 mV/ns |
VIN from 0.8V to 2.0V |
|
VCC @ 4.5V, 5.5V |
|
Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACTä circuits outside databook specifications.
DC Electrical Characteristics
Symbol |
Parameter |
VCC |
TA = +25°C |
TA = −40°C to +85°C |
Units |
Conditions |
|
|
|
(V) |
Typ |
Guaranteed Limits |
|
|
|
|
|
|
|
|
|
|
|
VIH |
Minimum HIGH |
4.5 |
1.5 |
2.0 |
2.0 |
V |
VOUT = 0.1V |
|
Input Voltage |
5.5 |
1.5 |
2.0 |
2.0 |
or VCC −0.1V |
|
|
|
||||||
VIL |
Maximum LOW |
4.5 |
1.5 |
0.8 |
0.8 |
V |
VOUT = 0.1V |
|
Input Voltage |
5.5 |
1.5 |
0.8 |
0.8 |
or VCC −0.1V |
|
|
|
||||||
VOH |
Minimum HIGH |
4.5 |
4.49 |
4.4 |
4.4 |
V |
IOUT = −50 μA |
|
Output Voltage |
5.5 |
5.49 |
5.4 |
5.4 |
||
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VIN = VIL or VIH |
|
|
4.5 |
|
3.86 |
3.76 |
V |
IOH = −24 mA |
|
|
5.5 |
|
4.86 |
4.76 |
|
IOH = −24 mA (Note 2) |
VOL |
Maximum LOW |
4.5 |
0.001 |
0.1 |
0.1 |
V |
IOUT = 50 μA |
|
Output Voltage |
5.5 |
0.001 |
0.1 |
0.1 |
||
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VIN = VIL or VIH |
|
|
4.5 |
|
0.36 |
0.44 |
V |
IOL = 24 mA |
|
|
5.5 |
|
0.36 |
0.44 |
|
IOL = 24 mA (Note 2) |
IOZ |
Maximum 3-STATE |
5.5 |
|
±0.5 |
±5.0 |
μA |
VI = VIL, VIH |
|
Leakage Current |
|
VO = VCC, GND |
||||
|
|
|
|
|
|
||
IIN |
Maximum Input Leakage Current |
5.5 |
|
± 0.1 |
± 1.0 |
μA |
VI = VCC, GND |
ICCT |
Maximum ICC/Input |
5.5 |
0.6 |
|
1.5 |
mA |
VI = VCC −2.1V |
ICC |
Maximum Quiescent Supply Current |
5.5 |
|
8.0 |
80.0 |
μA |
VIN = VCC or GND |
IOLD |
Minimum Dynamic |
5.5 |
|
|
75 |
mA |
VOLD = 1.65V Max |
IOHD |
Output Current (Note 2) |
|
|
|
−75 |
mA |
VOHD = 3.85V Min |
VOLP |
Quiet Output |
5.0 |
0.5 |
0.8 |
|
V |
Figure 1, Figure 2 |
|
Maximum Dynamic VOL |
|
(Note 5)(Note 6) |
||||
|
|
|
|
|
|
||
VOLV |
Quiet Output |
5.0 |
−0.5 |
−0.8 |
|
V |
Figure 1, Figure 2 |
|
Minimum Dynamic VOL |
|
(Note 5)(Note 6) |
||||
|
|
|
|
|
|
||
VOHP |
Maximum Overshoot |
5.0 |
VOH + 1.0 |
VOH + 1.5 |
|
V |
Figure 1, Figure 2 |
|
|
|
|
|
|
|
(Note 4)(Note 6) |
|
|
|
|
|
|
|
|
VOHV |
Minimum VCC |
5.0 |
VOH − 1.0 |
VOH − 1.8 |
|
V |
Figure 1, Figure 2 |
|
VCC Droop |
|
(Note 4)(Note 6) |
||||
|
|
|
|
|
|
||
VIHD |
Minimum HIGH Dynamic Input Voltage Level |
5.0 |
1.7 |
2.0 |
|
V |
(Note 4)(Note 7) |
VILD |
Maximum LOW Dynamic Input Voltage Level |
5.0 |
1.2 |
0.8 |
|
V |
(Note 4)(Note 7) |
Note 2: All outputs loaded; thresholds associated with output under test.
Note 3: Maximum test duration 2.0 ms, one output loaded at a time.
Note 4: Worst case package.
Note 5: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW.
Note 6: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched HIGH and one output held HIGH.
Note 7: Maximum number of data inputs (n) switching (n-1) input switching 0V to 3V. Input under test switching 3V to threshold (VILD).
74ACTQ18825
3 |
www.fairchildsemi.com |
Loading...