Motorola MC10E452FNR2, MC10E452FN, MC100E452FN, MC100E452FNR2 Datasheet

0 (0)
Motorola MC10E452FNR2, MC10E452FN, MC100E452FN, MC100E452FNR2 Datasheet

MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

5 Bit Differential Register

The MC10E/100E452 is a 5-bit differential register with differential data (inputs and outputs) and clock. The registers are triggered by a positive transition of the positive clock (CLK) input. A high on the Master Reset (MR) asynchronously resets all registers so that the Q outputs go LOW.

The differential input structures are clamped so that the inputs of unused registers can be left open without upsetting the bias network of the device. The clamping action will assert the D and the CLK sides of the inputs. Because of the edge triggered flip-flop nature of the device simultaneously opening both the clock and data inputs will result in an output which reaches an unidentified but valid state. Note that the input clamps only operate when both inputs fall to 2.5V below VCC.

The fully differential design of the device makes it ideal for very high frequency applications where a registered data path is necessary.

Differential D, CLK and Q; VBB Reference Available

1100MHz Min. Toggle Frequency

Asynchronous Master Reset

Extended 100E VEE Range of ± 4.2V to ± 5.46V

Pinout: 28-Lead PLCC (Top View)

 

 

 

 

 

 

 

 

D3

 

D3

 

D4

D4 VCCO Q4

Q4

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

25

24

23

 

22

21

 

20

 

19

 

 

 

 

 

 

MR

 

 

26

 

 

 

 

 

 

 

 

 

 

 

 

 

18

 

 

Q3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

17

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CLK

 

 

27

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Q3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

28

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCC

CLK

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

16

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VEE

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

15

 

 

Q2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VBB

 

 

2

 

 

 

 

 

 

 

 

 

 

 

 

 

14

 

 

Q2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

D2

 

 

 

3

 

 

 

 

 

 

 

 

 

 

 

 

 

13

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Q1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

D2

 

 

4

 

 

 

 

 

 

 

 

 

 

 

 

 

12

 

 

Q1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

5

 

6

 

7

 

8

 

9

 

10

 

11

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

D1

 

D1

 

D0

D0

VCCO

Q0

Q0

 

 

 

 

 

 

 

 

* All VCC and VCCO pins are tied together on the die.

PIN NAMES

 

Pin

Function

 

 

 

 

 

 

D[0:4], D[0:4]

Differential Data Inputs

MR

 

 

Master Reset Input

CLK, CLK

Differential Clock Input

VBB

 

 

VBB Reference Output

Q[0:4], Q[0:4]

Differential Data Outputs

 

 

 

 

 

 

MC10E452

MC100E452

5-BIT DIFFERENTIAL

REGISTER

FN SUFFIX

PLASTIC PACKAGE

CASE 776-02

LOGIC DIAGRAM

D0

D

Q

Q0

D0

 

 

Q0

 

 

 

 

 

R

 

D1

D

Q

Q1

D1

 

 

Q1

 

 

 

 

 

R

 

D2

D

Q

Q2

D2

 

 

Q2

 

 

 

 

 

R

 

D3

D

Q

Q3

D3

 

 

Q3

 

 

 

 

 

R

 

D4

D

Q

Q4

D4

 

 

Q4

 

 

 

CLK

 

R

 

CLK

 

 

 

 

 

MR

 

 

 

VBB

 

 

 

12/93

Motorola, Inc. 1996

REV 2

MC10E452 MC100E452

DC CHARACTERISTICS (VEE = VEE(min) to VEE(max); VCC = VCCO = GND)

 

 

 

 

±40°C

 

 

0°C

 

 

25°C

 

 

85°C

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Symbol

Characteristic

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Unit

Cond

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VBB

Output Reference

±1.43

 

±1.30

±1.38

 

±1.27

±1.35

 

±1.25

±1.31

 

±1.19

V

 

 

Voltage

10E

 

 

 

 

 

 

 

 

100E

±1.38

 

±1.26

±1.38

 

±1.26

±1.38

 

±1.26

±1.38

 

±1.26

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IIH

Input HIGH

 

 

 

150

 

 

150

 

 

150

 

 

150

μA

 

 

Current

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IEE

Power Supply

 

74

89

 

74

89

 

74

89

 

74

89

mA

 

 

Current

10E

 

 

 

 

 

 

 

 

100E

 

74

89

 

74

89

 

74

89

 

85

102

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCMR

Common Mode

±2.0

 

±0.4

±2.0

 

±0.4

±2.0

 

±0.4

±2.0

 

±0.4

V

1

 

Range

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1.VCMR is referenced to the most positive side of the differential input signal. Normal specified operation is obtained when the input signals are within the VCMR range and the input swing is greater than VPP.

AC CHARACTERISTICS (VEE = VEE(min) to VEE(max); VCC = VCCO = GND)

 

 

 

 

±40°C

 

 

0°C to 85°C

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Symbol

Characteristic

 

Min

Typ

Max

Min

 

Typ

 

Max

Unit

Condition

 

 

 

 

 

 

 

 

 

 

 

 

 

fMAX

Maximum Toggle Frequency

 

1000

1400

 

1100

 

1400

 

 

MHz

 

tPLH

Propagation Delay to Output

CLK (Diff)

425

600

850

475

 

600

 

800

ps

 

tPHL

 

CLK (SE)

375

600

900

425

 

600

 

850

 

 

 

 

MR

375

625

900

425

 

625

 

850

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tS

Setup Time

D

175

±50

 

150

 

±50

 

 

ps

 

tH

Hold Time

D

225

50

 

200

 

50

 

 

ps

 

tRR

Reset Recovery Time

 

750

450

 

700

 

450

 

 

 

 

tPW

Minimum Pulse Width

CLK

400

 

 

400

 

 

 

 

ps

 

 

 

MR

400

 

 

400

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tskew

Within-Device Skew

 

 

50

 

 

 

50

 

 

ps

1

VPP

Minimum Input Swing

 

150

 

 

150

 

 

 

 

mV

2

tr/tf

Rise/Fall Times

 

250

475

725

275

 

475

 

675

ps

20±80%

1.Within-device skew is defined as identical transitions on similar paths through a device.

2.Minimum input swing for which AC parameters are guaranteed.

MOTOROLA

2±2

Loading...
+ 2 hidden pages