MOTOROLA MC100LVEL59DWR2, MC100LVEL59DW, MC100EL59DW, MC100EL59DWR2 Datasheet

0 (0)
MOTOROLA MC100LVEL59DWR2, MC100LVEL59DW, MC100EL59DW, MC100EL59DWR2 Datasheet

MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

Triple 2:1 Multiplexer

The MC100LVEL59 is a triple 2:1 multiplexer with differential outputs. The MC100EL59 is pin and functionally equivalent to the MC100LVEL59 but is specified for operation at the standard 100E ECL voltage supply. The output data of the muxes can be controlled individually via the select inputs or as a group via the common select input. The flexibile selection scheme makes the device useful for both data path and random logic applications.

Individual or Common Select Controls

20±Lead SOIC Packaging

500ps Typical Propagation Delays

Supports Both Standard and Low Voltage 100K ECL

Internal Input Pulldown Resistors

>2000V ESD Protection

Logic Diagram and Pinout: 20±Lead SOIC (Top View)

VCC

Q0

Q0

VCC

Q1

Q1

VCC

Q2

Q2

VEE

20

19

18

17

16

15

14

13

12

11

1

0

 

1

0

 

 

1

0

 

1

2

3

4

5

6

7

8

9

10

COM_SEL

D0a

D0b

SEL0

D1a

D1b

SEL1

D2a

D2b

SEL2

MC100LVEL59

MC100EL59

20

1

DW SUFFIX

PLASTIC SOIC PACKAGE

CASE 751D±04

TRUTH TABLE

 

 

SEL

 

Data

 

 

 

 

 

 

 

H

 

a

 

 

L

 

b

 

 

 

 

 

PIN NAMES

 

 

 

 

 

 

 

Pins

Function

 

 

 

 

 

D0a±D1a

Input Data a

 

D0b±D1b

Input Data b

 

SEL0±SEL1

Individual Select Input

 

COM_SEL

Common Select Input

 

Q0±Q2

True Outputs

 

 

 

 

 

Q0±Q2

Inverted Outputs

 

 

 

 

 

4/95

Motorola, Inc. 1996

REV 1

Loading...
+ 2 hidden pages