September 1983
Revised February 1999
MM74HC221A
Dual Non-Retriggerable Monostable Multivibrator
General Description
The MM74HC221A high speed monostable multivibrators (one shots) utilize advanced silicon-gate CMOS technology. They feature speeds comparable to low power Schottky TTL circuitry while retaining the low power and high noise immunity characteristic of CMOS circuits.
Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit input. Also included is a clear input that when taken low resets the one shot. The MM74HC221A can be triggered on the positive transition of the clear while A is held LOW and B is held HIGH.
The MM74HC221A is a non-retriggerable, and therefore cannot be retriggered until the output pulse times out.
Pulse width stability over a wide range of temperature and supply is achieved using linear CMOS techniques. The output pulse equation is simply: PW = (REXT) (CEXT); where PW
is in seconds, R is in ohms, and C is in farads. All inputs are protected from damage due to static discharge by diodes to VCC and ground.
Features
■Typical propagation delay: 40 ns
■Wide power supply range: 2V–6V
■Low quiescent current: 80 μA maximum (74HC Series)
■Low input current: 1 μA maximum
■Fanout of 10 LS-TTL loads
■Simple pulse width formula T = RC
■Wide pulse range: 400 ns to ∞ (typ)
■Part to part variation: ±5% (typ)
■Schmitt Trigger A & B inputs enable infinite signal input rise or fall times
Ordering Code:
Order Number |
Package Number |
Package Description |
|
|
|
MM74HC221AM |
M16A |
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow |
|
|
|
MM74HC221ASJ |
M16D |
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
|
|
|
MM74HC221AMTC |
MTC16 |
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
|
|
|
MM74HC221AN |
N16E |
16-Lead Plastic Dual-In-Line Package (PDIP), MS-001, 0.300” Wide |
|
|
|
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagrams
Pin Assignments for DIP, SOIC, SOP and TSSOP Timing Component
Top View
Note: Pin 6 and Pin 14 must be hard-wired to GND.
Multivibrator Monostable Retriggerable-Non Dual MM74HC221A
© 1999 Fairchild Semiconductor Corporation |
DS005325.prf |
www.fairchildsemi.com |
MM74HC221A
Truth Table
H = HIGH Level
L = LOW Level
−= Transition from LOW-to-HIGH ↓= Transition from HIGH-to-LOW= One HIGH Level Pulse= One LOW Level Pulse
X = Irrelevant
Logic Diagram
|
|
Inputs |
|
|
Outputs |
||||
|
|
|
|
|
|
|
|
|
|
Clear |
|
A |
B |
Q |
|
|
Q |
||
|
|
|
|
|
|
|
|
|
|
|
L |
|
X |
X |
L |
|
|
H |
|
|
X |
|
H |
X |
L |
|
|
H |
|
|
X |
|
X |
L |
L |
|
|
H |
|
|
H |
|
L |
− |
|
|
|
||
|
H |
|
↓ |
H |
|
|
|
||
|
− |
|
L |
H |
|
|
|
||
|
|
|
|
|
|
|
|
|
|
www.fairchildsemi.com |
2 |
Absolute Maximum Ratings(Note 1)
(Note 2) |
|
Supply Voltage (VCC) |
−0.5V to +7.0V |
DC Input Voltage (VIN) |
−1.5V to VCC+1.5V |
DC Output Voltage (VOUT) |
−0.5V to VCC+0.5V |
Clamp Diode Current (IIK, IOK) |
±20 mA |
DC Output Current, per pin (IOUT) |
±25 mA |
DC VCC or GND Current, per pin (ICC) |
±50 mA |
Storage Temperature Range (TSTG) |
−65°C to +150°C |
Power Dissipation (PD) |
|
(Note 3) |
600 mW |
S.O. Package only |
500 mW |
Lead Temperature (TL) |
260°C |
(Soldering 10 seconds) |
Recommended Operating
Conditions
|
Min |
Max |
Units |
Supply Voltage (VCC) |
2 |
6 |
V |
DC Input or Output Voltage |
|
|
|
(VIN, VOUT) |
0 |
VCC |
V |
Operating Temperature Range (TA) |
−40 |
+85 |
°C |
Maximum Input Rise and Fall |
|
|
|
Time (Clear Input) |
|
|
|
VCC = 2.0V |
|
1000 |
ns |
VCC = 4.5V |
|
500 |
ns |
VCC = 6.0V |
|
400 |
ns |
Note 1: Maximum Ratings are those values beyond which damage to the device may occur.
Note 2: Unless otherwise specified all voltages are referenced to ground.
Note 3: Power Dissipation temperature derating — plastic “N” package: − 12 mW/°C from 65°C to 85°C.
DC Electrical Characteristics |
(Note 4) |
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
Symbol |
Parameter |
Conditions |
VCC |
TA = 25°C |
TA = −40 to 85°C |
TA = −55 to 125°C |
Units |
|
Typ |
|
Guaranteed Limits |
||||||
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
VIH |
Minimum HIGH Level |
|
2.0V |
|
1.5 |
1.5 |
1.5 |
V |
|
Input Voltage |
|
4.5V |
|
3.15 |
3.15 |
3.15 |
V |
|
|
|
6.0V |
|
4.2 |
4.2 |
4.2 |
V |
|
|
|
|
|
|
|
|
|
VIL |
Maximum LOW Level |
|
2.0V |
|
0.3 |
0.3 |
0.3 |
V |
|
Input Voltage |
|
4.5V |
|
0.9 |
0.9 |
0.9 |
V |
|
|
|
6.0V |
|
1.2 |
1.2 |
1.2 |
V |
|
|
|
|
|
|
|
|
|
VOH |
Minimum HIGH Level |
VIN = VIH or VIL |
|
|
|
|
|
|
|
Output Voltage |
|IOUT| ≤ 20 μA |
2.0V |
2.0 |
1.9 |
1.9 |
1.9 |
V |
|
|
|
4.5V |
4.5 |
4.4 |
4.4 |
4.4 |
V |
|
|
|
6.0V |
6.0 |
5.9 |
5.9 |
5.9 |
V |
|
|
|
|
|
|
|
|
|
|
|
VIN = VIH or VIL |
|
|
|
|
|
|
|
|
|IOUT| ≤ 4.0 mA |
4.5V |
4.2 |
3.98 |
3.84 |
3.7 |
V |
|
|
|IOUT| ≤ 5.2 mA |
6.0V |
5.7 |
5.48 |
5.34 |
5.2 |
V |
VOL |
Maximum LOW Level |
VIN = VIH or VIL |
|
|
|
|
|
|
|
Output Voltage |
|IOUT| ≤ 20 μA |
2.0V |
0 |
0.1 |
0.1 |
0.1 |
V |
|
|
|
4.5V |
0 |
0.1 |
0.1 |
0.1 |
V |
|
|
|
6.0V |
0 |
0.1 |
0.1 |
0.1 |
V |
|
|
|
|
|
|
|
|
|
|
|
VIN = VIH or VIL |
|
|
|
|
|
|
|
|
|IOUT| ≤ 4.0 mA |
4.5V |
0.2 |
0.26 |
0.33 |
0.4 |
V |
|
|
|IOUT| ≤ 5.2 mA |
6.0V |
0.2 |
0.26 |
0.33 |
0.4 |
V |
IIN |
Maximum Input Current |
VIN = VCC or GND |
6.0V |
|
±0.5 |
±5.0 |
±5.0 |
μA |
|
(Pins 7, 15) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
IIN |
Maximum Input Current |
VIN = VCC or GND |
6.0V |
|
±0.1 |
±1.0 |
±1.0 |
μA |
|
(all other pins) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ICC |
Maximum Quiescent Supply |
VIN = VCC or GND |
6.0V |
|
8.0 |
80 |
160 |
μA |
|
Current (standby) |
IOUT = 0 μA |
|
|
|
|
|
|
ICC |
Maximum Active Supply |
VIN = VCC or GND |
2.0V |
36 |
80 |
110 |
130 |
μA |
|
Current (per monostable) |
R/CEXT = 0.5VCC |
4.5V |
0.33 |
1.0 |
1.3 |
1.6 |
mA |
|
|
|
6.0V |
0.7 |
2.0 |
2.6 |
3.2 |
mA |
Note 4: For a power supply of 5V ±10% the worst-case output voltages (VOH, and VOL) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case VIH and VIL occur at VCC = 5.5V and 4.5V respectively. (The VIH value at 5.5V is 3.85V.) The worst-case leakage current (IIN, ICC, and IOZ) occur for CMOS at the higher voltage and so the 6.0V values should be used.
MM74HC221A
3 |
www.fairchildsemi.com |