November 1988
Revised November 1999
74AC241 • 74ACT241
Octal Buffer/Line Driver with 3-STATE Outputs
General Description
The AC/ACT241 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus-oriented transmitter or receiver which provides improved PC board density.
Features
■ICC and IOZ reduced by 50%
■Non-inverting 3-STATE outputs drive bus lines or buffer memory address registers
■Outputs source/sink 24 mA
■ACT241 has TTL-compatible inputs
Ordering Code:
Order Number |
Package Number |
Package Description |
|
|
|
74AC241SC |
M20B |
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body |
|
|
|
74AC241SJ |
M20D |
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
|
|
|
74AC241MTC |
MTC20 |
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
|
|
|
74AC241PC |
N20A |
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide |
|
|
|
74ACT241SC |
M20B |
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body |
|
|
|
74ACT241SJ |
M20D |
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
|
|
|
74ACT241MTC |
MTC20 |
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
|
|
|
74ACT241PC |
N20A |
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide |
|
|
|
Device also avialable in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
FACT is a trademark of Fairchild Semiconductor Corporation.
Pin Descriptions
|
Pin Names |
|
Description |
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1 |
|
3-STATE Output Enable Input |
|
||
|
|
OE |
|
|
|||||
|
|
OE2 |
3-STATE Output Enable Input (Active HIGH) |
|
|||||
|
|
I0–I7 |
Inputs |
|
|
||||
|
|
O0–O7 |
Outputs |
|
|
||||
Truth Tables |
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Inputs |
Outputs |
|
||
|
|
|
|
|
|
|
|||
|
|
OE1 |
|
In |
(Pins 12, 14, 16, 18) |
|
|||
|
|
|
L |
|
L |
L |
|
||
|
|
|
L |
|
H |
H |
|
||
|
|
|
H |
|
X |
Z |
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
Inputs |
Outputs |
|
||
|
|
|
|
|
|
||||
|
|
OE2 |
|
In |
(Pins 3, 5, 7, 9) |
|
|||
|
|
|
H |
|
L |
L |
|
||
|
|
|
H |
|
H |
H |
|
||
|
|
|
L |
|
X |
Z |
|
||
|
|
|
|
|
|
|
|
|
|
H = |
HIGH Voltage Level |
L = |
LOW Voltage Level |
X = |
Immaterial |
Z = |
High Impedance |
Outputs STATE-3 with Driver Buffer/Line Octal 74ACT241 • 74AC241
© 1999 Fairchild Semiconductor Corporation |
DS009942 |
www.fairchildsemi.com |
74AC241 • 74ACT241
Absolute Maximum Ratings(Note 1)
Supply Voltage (VCC) |
− 0.5V to + 7.0V |
|
DC Input Diode Current (IIK) |
|
|
VI = |
− 0.5V |
− 20 mA |
VI = |
VCC + 0.5V |
+ 20 mA |
DC Input Voltage (VI) |
− 0.5V to VCC + 0.5V |
|
DC Output Diode Current (IOK) |
|
|
VO = |
− 0.5V |
− 20 mA |
VO = |
VCC + 0.5V |
+ 20 mA |
DC Output Voltage (VO) |
− 0.5V to VCC + 0.5V |
|
DC Output Source |
|
|
or Sink Current (IO) |
± 50 mA |
|
DC VCC or Ground Current |
|
|
per Output Pin (ICC or IGND) |
± 50 mA |
|
Storage Temperature (TSTG) |
− 65° C to + 150° C |
|
Junction Temperature (TJ) |
|
|
PDIP |
140° C |
Recommended Operating
Conditions
Supply Voltage (VCC) |
|
AC |
2.0V to 6.0V |
ACT |
4.5V to 5.5V |
Input Voltage (VI) |
0V to VCC |
Output Voltage (VO) |
0V to VCC |
Operating Temperature (TA) |
− 40° C to + 85° C |
Minimum Input Edge Rate (∆ V/∆ t) |
|
AC Devices |
|
VIN from 30% to 70% of VCC |
|
VCC @ 3.3V, 4.5V, 5.5V |
125 mV/ns |
Minimum Input Edge Rate (∆ V/∆ t) |
|
ACT Devices |
|
VIN from 0.8V to 2.0V |
|
VCC @ 4.5V, 5.5V |
125 mV/ns |
Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT circuits outside databook specifications.
DC Electrical Characteristics for AC
Symbol |
Parameter |
VCC(V) |
TA = + 25° C |
|
TA = − 40° C to + 85° C |
Units |
|
Conditions |
||||
|
|
|
Typ |
|
Guaranteed Limits |
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
||
VIH |
Minimum HIGH Level |
3.0 |
1.5 |
2.1 |
|
|
2.1 |
|
VOUT = |
0.1V |
||
|
Input Voltage |
4.5 |
2.25 |
3.15 |
|
3.15 |
V |
or VCC − |
0.1V |
|||
|
|
5.5 |
2.75 |
3.85 |
|
3.85 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
VIL |
Maximum LOW Level |
3.0 |
1.5 |
0.9 |
|
|
0.9 |
|
VOUT = |
0.1V |
||
|
Input Voltage |
4.5 |
2.25 |
1.35 |
|
1.35 |
V |
or VCC − |
0.1V |
|||
|
|
5.5 |
2.75 |
1.65 |
|
1.65 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VOH |
Minimum HIGH Level |
3.0 |
2.99 |
2.9 |
|
|
2.9 |
|
|
|
|
|
|
Output Voltage |
4.5 |
4.49 |
4.4 |
|
|
4.4 |
V |
IOUT = |
− |
50 µ A |
|
|
|
5.5 |
5.49 |
5.4 |
|
|
5.4 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
VIN = |
VIL or VIH |
||
|
|
3.0 |
|
2.56 |
|
2.46 |
|
IOH = |
− |
12 mA |
||
|
|
4.5 |
|
3.86 |
|
3.76 |
V |
IOH = |
− |
24 mA |
||
|
|
5.5 |
|
4.86 |
|
4.76 |
|
IOH = |
− 24 mA (Note 2) |
|||
VOL |
Maximum LOW Level |
3.0 |
0.002 |
0.1 |
|
|
0.1 |
|
|
|
|
|
|
Output Voltage |
4.5 |
0.001 |
0.1 |
|
|
0.1 |
V |
IOUT = |
50 µ A |
||
|
|
5.5 |
0.001 |
0.1 |
|
|
0.1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
VIN = |
VIL or VIH |
||
|
|
3.0 |
|
0.36 |
|
0.44 |
|
IOL = |
12 mA |
|||
|
|
4.5 |
|
0.36 |
|
0.44 |
V |
IOL = |
24 mA |
|||
|
|
5.5 |
|
0.36 |
|
0.44 |
|
IOL = |
24 mA (Note 2) |
|||
IN (Note 4) |
Maximum Input Leakage Currentt |
5.5 |
|
± 0.1 |
|
± |
1.0 |
µ A |
VI = |
VCC, GND |
||
IOZ |
Maximum 3-STATE |
|
|
|
|
|
|
|
VI (OE) = VIL, VIH |
|||
|
Leakage Current |
5.5 |
|
± 0.25 |
|
± |
2.5 |
µ A |
VI = |
VCC, GND |
||
|
|
|
|
|
|
|
|
|
VO = |
VCC, GND |
||
IOLD |
Minimum Dynamic |
5.5 |
|
|
|
|
75 |
mA |
VOLD = |
1.65V Max |
||
IOHD |
Output Current (Note 3) |
5.5 |
|
|
|
− 75 |
mA |
VOHD = |
|
3.85V Min |
||
ICC (Note 4) |
Maximum Quiescent Supply Current |
5.5 |
|
4.0 |
|
40.0 |
µ A |
VIN = |
VCC or GND |
Note 2: All outputs loaded; thresholds on input associated with output under test.
Note 3: Maximum test duration 2.0 ms, one output loaded at a time.
Note 4: IIN and ICC @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V VCC.
www.fairchildsemi.com |
2 |
DC Electrical Characteristics for ACT
Symbol |
Parameter |
VCC |
TA = + 25° C |
|
TA = − 40° C to + 85° C |
Units |
|
Conditions |
||||
|
|
(V) |
Typ |
|
Guaranteed Limits |
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
||
VIH |
Minimum HIGH Level |
4.5 |
1.5 |
2.0 |
|
|
2.0 |
V |
VOUT = |
0.1V |
||
|
Input Voltage |
5.5 |
1.5 |
2.0 |
|
|
2.0 |
or VCC − |
0.1V |
|||
|
|
|
|
|||||||||
VIL |
Maximum LOW Level |
4.5 |
1.5 |
0.8 |
|
|
0.8 |
V |
VOUT = |
0.1V |
||
|
Input Voltage |
5.5 |
1.5 |
0.8 |
|
|
0.8 |
or VCC − |
0.1V |
|||
|
|
|
|
|||||||||
VOH |
Minimum HIGH Level |
4.5 |
4.49 |
4.4 |
|
|
4.4 |
V |
IOUT = |
− |
50 µ A |
|
|
Output Voltage |
5.5 |
5.49 |
5.4 |
|
|
5.4 |
|||||
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
VIN = |
VIL or VIH |
||
|
|
4.5 |
|
3.86 |
|
3.76 |
V |
IOH = |
− |
24 mA |
||
|
|
5.5 |
|
4.86 |
|
4.76 |
|
IOH = |
− 24 mA (Note 5) |
|||
VOL |
Maximum LOW Level |
4.5 |
0.001 |
0.1 |
|
|
0.1 |
V |
IOUT = |
50 µ A |
||
|
Output Voltage |
5.5 |
0.001 |
0.1 |
|
|
0.1 |
|||||
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
VIN = |
VIL or VIH |
||
|
|
4.5 |
|
0.36 |
|
0.44 |
V |
IOL = |
24 mA |
|||
|
|
5.5 |
|
0.36 |
|
0.44 |
|
IOL = |
24 mA (Note 5) |
|||
IIN |
Maximum Input |
5.5 |
|
± 0.1 |
|
± |
1.0 |
µ A |
VI = |
VCC, GND |
||
|
Leakage Current |
|
|
|||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
IOZ |
Maximum 3-STATE |
5.5 |
|
± 0.25 |
|
± |
2.5 |
µ A |
VI = |
VIL, VIH |
||
|
Leakage Current |
|
|
VO = |
VCC, GND |
|||||||
|
|
|
|
|
|
|
|
|||||
ICCT |
Maximum |
5.5 |
0.6 |
|
|
|
1.5 |
mA |
VI = |
VCC − 2.1V |
||
|
ICC/Input |
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
IOLD |
Minimum Dynamic |
5.5 |
|
|
|
|
75 |
mA |
VOLD = |
1.65V Max |
||
IOHD |
Output Current (Note 6) |
5.5 |
|
|
|
− 75 |
mA |
VOHD = |
|
3.85V Min |
||
ICC |
Maximum Quiescent |
5.5 |
|
4.0 |
|
40.0 |
µ A |
VIN = |
VCC |
|||
|
Supply Current |
|
|
or GND |
|
|||||||
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
Note 5: All outputs loaded; thresholds on input associated with output under test.
Note 6: Maximum test duration 2.0 ms, one output loaded at a time.
AC Electrical Characteristics for AC
|
|
|
VCC |
|
TA = + 25° C |
|
TA = − 40° C to + 85° C |
|
|
Symbol |
Parameter |
(V) |
|
CL = 50 pF |
|
CL = |
50 pF |
Units |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
(Note 7) |
Min |
Typ |
Max |
Min |
Max |
|
|
|
|
|
|
|
|
|
|
|
tPLH |
Propagation Delay |
|
3.3 |
1.5 |
6.0 |
9.0 |
1.5 |
10.0 |
ns |
|
Data to Output |
|
5.0 |
1.5 |
5.0 |
7.0 |
1.0 |
7.5 |
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
tPHL |
Propagation Delay |
|
3.3 |
1.5 |
6.0 |
9.0 |
1.0 |
10.5 |
ns |
|
Data to Output |
|
5.0 |
1.5 |
4.5 |
7.0 |
1.0 |
7.5 |
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
tPZH |
Output Enable Time |
|
3.3 |
1.5 |
6.5 |
12.5 |
1.0 |
13.0 |
ns |
|
|
|
5.0 |
1.5 |
5.5 |
9.0 |
1.0 |
9.5 |
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
tPZL |
Output Enable Time |
|
3.3 |
1.5 |
7.0 |
12.0 |
1.5 |
13.0 |
ns |
|
|
|
5.0 |
1.5 |
5.5 |
9.0 |
1.0 |
9.5 |
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
tPHZ |
Output Disable Time |
3.3 |
2.0 |
8.0 |
12.0 |
2.0 |
12.5 |
ns |
|
|
|
|
5.0 |
1.5 |
6.5 |
10.0 |
1.0 |
10.5 |
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
tPLZ |
Output Disable Time |
3.3 |
1.5 |
7.0 |
12.5 |
1.0 |
13.0 |
ns |
|
|
|
|
5.0 |
1.5 |
6.0 |
10.0 |
1.0 |
10.5 |
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
Note 7: Voltage |
Range 3.3 is 3.3V ± |
3.3V |
|
|
|
|
|
|
|
Voltage Range 5.0 is 5.0V ± |
0.5V |
|
|
|
|
|
|
|
74ACT241 • 74AC241
3 |
www.fairchildsemi.com |