IDT IDT54FCT16244T, IDT54FCT16244AT, IDT54FCT16244CT, IDT54FCT16244ET, IDT54FCT162244T User Manual

...
0 (0)

FAST CMOS 16-BIT

IDT54/74FCT16244T/AT/CT/ET

BUFFER/LINE DRIVER

IDT54/74FCT162244T/AT/CT/ET

 

IDT54/74FCT166244T/AT/CT

 

IDT54/74FCT162H244T/AT/CT/ET

Integrated Device Technology, Inc.

FEATURES:

Common features:

0.5 MICRON CMOS Technology

High-speed, low-power CMOS replacement for ABT functions

Typical tSK(o) (Output Skew) < 250ps

Low input and output leakage 1μA (max.)

ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)

Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack

Extended commercial range of -40°C to +85°C

Features for FCT16244T/AT/CT/ET:

High drive outputs (-32mA IOH, 64mA IOL)

Power off disable outputs permit “live insertion”

Typical VOLP (Output Ground Bounce) < 1.0V at VCC = 5V, TA = 25°C

Features for FCT162244T/AT/CT/ET:

Balanced Output Drivers: ±24mA (commercial),

±16mA (military)

Reduced system switching noise

Typical VOLP (Output Ground Bounce) < 0.6V at VCC = 5V,TA = 25°C

Features for FCT166244T/AT/CT:

Light Drive Balanced Output: ±8mA (commercial),

±6mA (military)

Minimal system switching noise

Typical VOLP (Output Ground Bounce) < 0.25V at VCC = 5V,TA = 25°C

Features for FCT162H244T/AT/CT/ET:

Bus-Hold retains last active bus state during 3-state

Eliminates the need for external pull up resistors

DESCRIPTION:

The16-BitBuffer/LineDriverisforbusinterfaceorsignalbuffering applications requiring high speed and low power dissipation. These devices have a flow through pin organization, and shrink packaging to simplify board layout. All inputs are designed with hysteresis for improvednoise margin. The three-state controlsallow independent 4-bit, 8-bit or combined 16-bit operation. These parts are plug in replacementsfor54/74ABT16244wherehigherspeed,lowernoise or lower power dissipation levels are desired.

The FCT16244T/AT/CT/ET are ideally suited for driving high capacitance loads (>200pF) and low impedance backplanes. These "high drive" buffers are designed with power off disable capability to allow "live insertion" of boards when used in a backplane interface.

The FCT162244T/AT/CT/ET have balanced output current levels and current limiting resistors. These offer low ground bounce, minimal undershoot, and controlled output fall times, reducing the need for external series terminating resistors while still providing very high speed operation for loads of less than 200pF.

The FCT166244T/AT/CT are suited for very low noise, point-to-point driving where there is a single receiver, or a very light lumped load (<100pF). The buffers are designed to limit the output current to levels which will avoid noise and ringing on the signal lines without using external series terminating resistors.

The FCT162H244T/AT/CT/ET have "Bus-Hold" which retains the input's last state whenever the input goes to high impedance. This prevents "floating" inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM

1OE

 

3OE

 

1A1

1Y1

3A1

3Y1

1A2

1Y2

3A2

3Y2

1A3

1Y3

3A3

3Y3

1A4

1Y4

3A4

3Y4

2OE

2A1

2A2

2A3

2A4

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

4OE

2Y1

4A1

4Y1

2Y2

4A2

4Y2

 

 

2Y3

4A3

4Y3

 

 

2Y4

4A4

4Y4

2544 drw 01

 

2544 drw 02

MILITARY AND COMMERCIAL TEMPERATURE RANGES

OCTOBER 1996

©1996 Integrated Device Technology, Inc.

5.2

DSC-2544/9

15

IDT54/74FCT16244T/AT/CT/ET, 162244T/AT/CT/ET,

 

166244T/AT/CT, 162H244T/AT/CT/ET FAST CMOS 16-BIT BUFFER/LINE DRIVER

MILITARY AND COMMERCIAL TEMPERATURE RANGES

PIN CONFIGURATIONS

1OE

 

1

 

48

 

2OE

1OE

 

1

 

48

 

2OE

 

 

 

 

1Y1

 

2

 

47

 

1A1

1Y1

 

2

 

47

 

1A1

 

 

 

 

 

 

 

 

 

 

1Y2

 

3

 

46

 

1A2

1Y2

 

3

 

46

 

1A2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

GND

 

4

 

45

 

GND

GND

 

4

 

45

 

GND

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1Y3

 

5

 

44

 

1A3

1Y3

 

5

 

44

 

1A3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1Y4

 

6

 

43

 

1A4

1Y4

 

6

 

43

 

1A4

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCC

 

7

 

42

 

VCC

VCC

 

7

 

42

 

VCC

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2Y1

 

8

 

41

 

2A1

2Y1

 

8

 

41

 

2A1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2Y2

 

9

 

40

 

2A2

2Y2

 

9

 

40

 

2A2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

GND

 

10

 

39

 

GND

GND

 

10

 

39

 

GND

 

 

 

 

 

 

 

 

 

 

2Y3

 

11

 

38

 

2A3

2Y3

 

11

 

38

 

2A3

 

 

 

 

 

 

 

 

 

 

2Y4

 

12

SO48-1

37

 

2A4

2Y4

 

12

E48-1

37

 

2A4

 

 

 

 

 

 

3Y1

 

13

SO48-2

36

 

3A1

3Y1

 

13

 

36

 

3A1

 

 

 

 

 

 

SO48-3

 

 

 

 

 

 

 

3Y2

 

14

 

35

 

3A2

3Y2

 

14

 

35

 

3A2

 

 

 

 

 

 

 

 

 

 

GND

 

15

 

34

 

GND

GND

 

15

 

34

 

GND

 

 

 

 

 

 

 

 

 

 

3Y3

 

16

 

33

 

3A3

3Y3

 

16

 

33

 

3A3

 

 

 

 

 

 

 

 

 

 

3Y4

 

17

 

32

 

3A4

3Y4

 

17

 

32

 

3A4

 

 

 

 

 

 

 

 

 

 

VCC

 

18

 

31

 

VCC

VCC

 

18

 

31

 

VCC

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

4Y1

 

19

 

30

 

4A1

4Y1

 

19

 

30

 

4A1

 

 

 

 

 

 

 

 

 

 

4Y2

 

20

 

29

 

4A2

4Y2

 

20

 

29

 

4A2

 

 

 

 

 

 

 

 

 

 

GND

 

21

 

28

 

GND

GND

 

21

 

28

 

GND

 

 

 

 

 

 

 

 

 

 

4Y3

 

22

 

27

 

4A3

4Y3

 

22

 

27

 

4A3

 

 

 

 

 

 

 

 

 

 

4Y4

 

23

 

26

 

4A4

4Y4

 

23

 

26

 

4A4

 

 

 

 

 

 

 

 

 

 

4OE

 

24

 

25

 

3OE

4OE

 

24

 

25

 

3OE

 

 

 

 

 

 

 

 

 

 

SSOP/

2544 drw 03

2544 drw 04

 

TSSOP/TVSOP

 

CERPACK

TOP VIEW

 

TOP VIEW

PIN DESCRIPTION

Pin Names

Description

xOE

3–State Output Enable Inputs (Active LOW)

xAx

Data Inputs(1)

xYx

3-State Outputs

NOTE:

2544 tbl 01

1. On FCT16xH these pins have “Bus-hold”. All other pins are standard inputs, outputs or I/Os.

5.2

2

IDT IDT54FCT16244T, IDT54FCT16244AT, IDT54FCT16244CT, IDT54FCT16244ET, IDT54FCT162244T User Manual

IDT54/74FCT16244T/AT/CT/ET, 162244T/AT/CT/ET,

 

 

 

166244T/AT/CT, 162H244T/AT/CT/ET FAST CMOS 16-BIT BUFFER/LINE DRIVER

MILITARY AND COMMERCIAL TEMPERATURE RANGES

 

 

 

ABSOLUTE MAXIMUM RATINGS(1)

FUNCTION TABLE(1)

Symbol

Description

Max.

Unit

VTERM(2)

Terminal Voltage with Respect to

–0.5 to +7.0

V

 

GND

 

 

VTERM(3)

Terminal Voltage with Respect to

–0.5 to

V

 

GND

VCC +0.5

 

 

 

 

TSTG

Storage Temperature

–65 to +150

°C

IOUT

DC Output Current

–60 to +120

mA

NOTES:

 

2544 lnk 03

1.Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2.All device terminals except FCT162XXXT and FCT166XXXT output and I/O terminals.

3.Output and I/O terminals for FCT162XXXT and FCT166XXXT.

 

Inputs

Outputs

xOE

xAx

xYx

L

L

L

L

H

H

H

X

Z

NOTE:

 

2544 tbl 02

1.H = HIGH Voltage Level X = Don’t Care

L = LOW Voltage Level Z = High Impedance

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol

Parameter(1)

Conditions

Typ.

Max.

Unit

CIN

Input

VIN = 0V

3.5

6.0

pF

 

Capacitance

 

 

 

 

COUT

Output

VOUT = 0V

3.5

8.0

pF

 

Capacitance

 

 

 

 

NOTE:

 

 

 

2544 lnk 04

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (STANDARD PARTS)

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = –40°C to +85°C, VCC = 5.0V ± 10%; Military: TA = –55°C to +125°C, VCC = 5.0V ± 10%

Symbol

Parameter

 

Test Conditions(1)

Min.

Typ.(2)

Max.

Unit

VIH

Input HIGH Level

Guaranteed Logic HIGH Level

2.0

V

VIL

Input LOW Level

Guaranteed Logic LOW Level

0.8

V

II H

Input HIGH Current (Input pins)(5)

VCC = Max.

VI = VCC

±1

μA

 

Input HIGH Current (I/O pins)(5)

 

 

±1

 

II L

Input LOW Current (Input pins)(5)

 

VI = GND

±1

 

 

Input LOW Current (I/O pins)(5)

 

 

±1

 

IOZH

High Impedance Output Current

VCC = Max.

VO = 2.7V

±1

μA

IOZL

(3-State Output pins)(5)

 

VO = 0.5V

±1

 

VIK

Clamp Diode Voltage

VCC = Min., IIN = –18mA

0.7

1.2

V

IOS

Short Circuit Current

VCC = Max., VO = GND(3)

–80

140

225

mA

VH

Input Hysteresis

 

100

mV

ICCL

Quiescent Power Supply Current

VCC = Max., VIN = GND or VCC

5

500

μA

ICCH

 

 

 

 

 

 

 

ICCZ

 

 

 

 

 

 

 

NOTES:

2544 lnk 05

 

1.For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2.Typical values are at Vcc = 5.0V, +25°C ambient.

3.Not more than one output should be tested at one time. Duration of the test should not exceed one second.

4.Duration of the condition can not exceed one second.

5.The test limit for this parameter is ± 5μA at TA = –55°C.

5.2

3

Loading...
+ 7 hidden pages