IDT IDT29FCT520AT, IDT29FCT520BT, IDT29FCT520CT, IDT29FCT520DT, IDT29FCT521AT User Manual

...
0 (0)
IDT IDT29FCT520AT, IDT29FCT520BT, IDT29FCT520CT, IDT29FCT520DT, IDT29FCT521AT User Manual

5429FCT520ATDB

MULTILEVEL

IDT29FCT520AT/BT/CT/DT

PIPELINE REGISTERS

IDT29FCT521AT/BT/CT/DT

Integrated Device Technology, Inc.

FEATURES:

A, B, C and D speed grades

Low input and output leakage 1μA (max.)

CMOS power levels

True TTL input and output compatibility

VOH = 3.3V (typ.)

VOL = 0.3V (typ.)

High drive outputs (-15mA IOH, 48mA IOL)

Meets or exceeds JEDEC standard 18 specifications

Product available in Radiation Tolerant and Radiation Enhanced versions

Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked)

Available in DIP, SOIC, SSOP, QSOP, CERPACK and LCC packages

DESCRIPTION:

The IDT29FCT520AT/BT/CT/DT and IDT29FCT521AT/ BT/CT/DT each contain four 8-bit positive edge-triggered registers. These may be operated as a dual 2-level or as a single 4-level pipeline. A single 8-bit input is provided and any of the four registers is available at the 8-bit, 3-state output.

These devices differ only in the way data is loaded into and between the registers in 2-level operation. The difference is illustrated in Figure 1. In the IDT29FCT520AT/BT/CT/DT when data is entered into the first level (I = 2 or I = 1), the existing data in the first level is moved to the second level. In the IDT29FCT521AT/BT/CT/DT, these instructions simply cause the data in the first level to be overwritten. Transfer of data to the second level is achieved using the 4-level shift instruction (I = 0). This transfer also causes the first level to change. In either part I=3 is for hold.

FUNCTIONAL BLOCK DIAGRAM

I0,I1 2

REGISTER

CONTROL

CLK 1

S0 ,S1 2

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

 

D0 -D7

 

8

 

 

 

 

 

 

MUX

 

 

 

 

 

 

OCTAL REG. A1

 

OCTAL REG. B1

 

 

 

 

 

 

OCTAL REG. A2

 

OCTAL REG. B2

 

 

 

MUX

OE

8

2619 drw 01

Y0 -Y7

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1994

©1994 Integrated Device Technology, Inc.

DSC-4215/4

6.2

1

 

IDT29FCT520AT/BT/CT/DT, 521AT/BT/CT/DT

 

MULTILEVEL PIPELINE REGISTERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

PIN CONFIGURATIONS

I0

1

 

24

Vcc

I1

2

 

23

S 0

D0

3

 

22

S 1

D1

4

P24-1

21

Y 0

D2

5

D24-1

20

Y 1

D3

6

SO24-2

19

Y 2

D4

7

SO24-7

18

Y 3

SO24-8*

D5

8

&

17

Y 4

D6

9

E24-1

16

Y 5

D7

10

 

15

Y 6

CLK

11

 

14

Y 7

GND

12

 

13

OE

2619 drw 02

INDEX

D1 D2 D3 NC D4 D5 D6

D0

4

5

6

7

8

9

10

11

12

D7

I1

I0 NC Vcc S0

S1

32 28 27 26

125 Y0

24 Y1

23 Y2

L28-1

22

NC

 

21

Y3

 

20

Y4

 

19

Y5

13 14 15 16 17 18

CLK GND NC OE Y7

Y6

 

2619 drw 03

 

DIP/SOIC/SSOP/QSOP/CERPACK

LCC

*FCT520 only

TOP VIEW

TOP VIEW

DEFINITION OF FUNCTIONAL TERMS

Pin Names

Description

 

 

 

 

Dn

Register input Port.

 

 

 

CLK

Clock input. Enter data into registers on LOW-

 

to-HIGH transitions.

 

 

 

 

I0, I1

Instruction inputs. See Figure 1 and

in-

 

struction Control Tables.

 

 

 

S0, S1

Multiplexer select. Inputs either register A1, A2,

 

B1 or B2 data to be available at the output port.

 

 

 

OE

Output enable for 3-state output port.

 

 

 

 

Yn

Register output port.

 

 

 

 

2619 tbl 01

REGISTER SELECTION

S1

S0

Register

 

 

 

0

0

B2

0

1

B1

1

0

A2

1

1

A1

 

 

 

2619 tbl 02

 

 

 

 

DUAL 2-LEVEL

 

 

 

 

 

SINGLE 4-LEVEL

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

A1

 

B1

 

 

A1

 

B1

 

 

A1

 

B1

 

IDT29FCT520T

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

A2

 

B2

 

 

A2

 

B2

 

 

A2

 

B2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

I = 2

 

I = 1

 

 

I = 0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

A1

 

B1

 

 

A1

 

B1

 

 

A1

 

B1

 

IDT29FCT521T

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

A2

 

B2

 

 

A2

 

B2

 

 

A2

 

B2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

I = 2

 

I = 1

 

 

I = 0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

NOTE:

1. I = 3 for hold.

Figure 1. Data Loading in 2-Level Operation

2619 drw 04

6.2

2

IDT29FCT520AT/BT/CT/DT, 521AT/BT/CT/DT

 

MULTILEVEL PIPELINE REGISTERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ABSOLUTE MAXIMUM RATINGS(1)

Symbol

Rating

Commercial

Military

Unit

VTERM(2)

Terminal Voltage

–0.5 to +7.0

–0.5 to +7.0

V

 

with Respect to

 

 

 

 

GND

 

 

 

VTERM(3)

Terminal Voltage

–0.5 to

–0.5 to

V

 

with Respect to

VCC +0.5

VCC +0.5

 

 

GND

 

 

 

TA

Operating

0 to +70

–55 to +125

°C

 

Temperature

 

 

 

TBIAS

Temperature

–55 to +125

–65 to +135

°C

 

Under Bias

 

 

 

TSTG

Storage

–55 to +125

–65 to +150

°C

 

Temperature

 

 

 

PT

Power Dissipation

0.5

0.5

W

IOUT

DC Output

–60 to +120

–60 to +120

mA

 

Current

 

 

 

NOTES:

 

 

2619 lnk 03

1.Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed VCC by +0.5V unless otherwise noted.

2.Input and VCC terminals only.

3.Outputs and I/O terminals only.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol

Parameter(1)

Conditions

Typ.

Max.

Unit

CIN

Input

VIN = 0V

6

10

pF

 

Capacitance

 

 

 

 

COUT

Output

VOUT = 0V

8

12

pF

 

Capacitance

 

 

 

 

NOTE:

 

 

 

2619 lnk 04

1. This parameter is measured at characterization but not tested.

 

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, VCC = 5.0V ± 5%; Military: TA = –55°C to +125°C, VCC = 5.0V ± 10%

Symbol

Parameter

Test Conditions(1)

Min.

Typ.(2)

Max.

Unit

VIH

Input HIGH Level

Guaranteed Logic HIGH Level

 

2.0

V

 

 

 

 

 

 

 

 

 

 

 

VIL

Input LOW Level

Guaranteed Logic LOW Level

 

0.8

 

V

 

 

 

 

 

 

 

 

 

 

 

IIH

Input HIGH Current(4)

VCC = Max.

 

VI = 2.7V

±1

 

μA

IIL

Input LOW Current(4)

VCC = Max.

 

 

VI = 0.5V

±1

 

μA

IOZH

High Impedance(4)

VCC = Max.

 

 

VO = 2.7V

±1

 

μA

 

Output Current

 

 

 

VO = 0.5V

±1

 

 

IOZL

 

 

 

 

 

 

 

 

 

 

 

 

 

 

II

Input HIGH Current(4)

VCC = Max., VI = VCC (Max.)

 

±1

 

μA

VIK

Clamp Diode Voltage

VCC = Min., IN = –18mA

 

–0.7

–1.2

V

 

 

 

 

 

 

 

 

 

 

IOS

Short Circuit Current

VCC = Max.(3), VO = GND

 

–60

–120

–225

mA

VOH

Output HIGH Voltage

VCC = Min.

 

IOH = –6mA MIL.

2.4

3.3

V

 

 

VIN = VIH or VIL

 

IOH = –8mA COM’L.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IOH = –12mA MIL.

2.0

3.0

 

 

 

 

 

 

IOH = –15mA COM’L.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VOL

Output LOW Voltage

VCC = Min.

 

IOL = 32mA MIL.

0.3

0.5

 

V

 

 

VIN = VIH or VIL

 

IOL = 48mA COM’L.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VH

Input Hysteresis

 

200

mV

 

 

 

 

 

 

 

 

 

 

 

ICC

Quiescent Power

VCC = Max.

 

0.01

1

 

mA

 

Supply Current

VIN = GND or VCC

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

NOTES:

 

 

 

 

 

 

 

 

 

2619 tbl 05

1.For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2.Typical values are at VCC = 5.0V, +25°C ambient.

3.Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

4.The test limit for this parameter is ±5μA at TA = -55°C.

6.2

3

Loading...
+ 4 hidden pages