October 1987
Revised August 2000
CD4023BC
Buffered Triple 3-Input NAND Gate
General Description
These triple gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P- channel enhancement mode transistors. They have equal source and sink current capabilities and conform to standard B series output drive. The devices also have buffered outputs which improve transfer characteristics by providing very high gain. All inputs are protected against static discharge with diodes to VDD and VSS.
Features
■Wide supply voltage range: 3.0V to 15V
■High noise immunity: 0.45 VDD (typ)
■Low power TTL compatibility:
fan out of 2 driving 74L or 1 driving 74LS
■5V–10V–15V parametric ratings
■Symmetrical output characteristics
■Maximum input leakage 1 A at 15V over full temperature range
Ordering Code:
Order Number |
Package Number |
Package Description |
|
|
|
CD4023BCM |
M14A |
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow |
|
|
|
CD4023BCS |
M14D |
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
|
|
|
CD4023BCN |
N14A |
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |
|
|
|
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” tot he ordering code.
Connection Diagram |
Block Diagram |
|
1/3 Device Shown |
Top View |
*All Inputs Protected by Standard CMOS Input Protection Circuit. |
|
Gate NAND Input-3 Triple Buffered CD4023BC
© 2000 Fairchild Semiconductor Corporation |
DS005956 |
www.fairchildsemi.com |
CD4023BC
Absolute Maximum Ratings(Note 1)
(Note 2) |
|
|
DC Supply Voltage (VDD) |
− 0.5 VDC to + 18 |
VDC |
Input Voltage (VIN) |
− 0.5 VDC to VDD+ 0.5 |
VDC |
Storage Temp. Range (TS) |
− 65° C to + 150° C |
|
Power Dissipation (PD) |
|
|
Dual-In-Line |
700 mW |
|
Small Outline |
500 mW |
|
Lead Temperature (TL) |
|
|
(Soldering, 10 seconds) |
260° C |
Recommended Operating
Conditions
DC Supply Voltage (VDD) |
5 VDC to 15 VDC |
Input Voltage (VIN) |
0 VDC to VDD VDC |
Operating Temperature Range (TA) |
− 40° C to + 85° C |
Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The table of “Recommended Operating Conditions” and “Electrical Characteristics” provides conditions for actual device operation.
Note 2: VSS = 0V unless otherwise specified.
DC Electrical Characteristics (Note 3)
Symbol |
|
Parameter |
|
Conditions |
|
− 40° C |
|
+ 25° C |
|
+ 85° C |
Units |
|||
|
|
|
|
|
|
|
Min |
Typ |
Min |
Typ |
Max |
Min |
Max |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
IDD |
|
Quiescent Device Current |
VDD = |
5V |
|
|
|
1.0 |
|
0.004 |
1.0 |
|
7.5 |
|
|
|
|
VDD = |
10V |
|
|
|
2.0 |
|
0.005 |
2.0 |
|
15 |
µ A |
|
|
|
VDD = |
15V |
|
|
|
4.0 |
|
0.006 |
4.0 |
|
30 |
|
VOL |
|
LOW Level Output Voltage |
VDD = |
5V |
|
|
|
0.05 |
|
0 |
0.05 |
|
0.05 |
|
|
|
|
VDD = |
10V |
|
|
|
0.05 |
|
0 |
0.05 |
|
0.05 |
V |
|
|
|
VDD = |
15V |
|
|
|
0.05 |
|
0 |
0.05 |
|
0.05 |
|
VOH |
|
HIGH Level Output Voltage |
VDD = |
5V |
|
|
4.95 |
|
4.95 |
5 |
|
4.95 |
|
|
|
|
|
VDD = |
10V |
|
|
9.95 |
|
9.95 |
10 |
|
9.95 |
|
V |
|
|
|
VDD = |
15V |
|
|
14.95 |
|
14.95 |
15 |
|
14.95 |
|
|
VIL |
|
LOW Level Input Voltage |
VDD= |
5V, VO= 4.5V |
|
|
1.5 |
|
2 |
1.5 |
|
1.5 |
|
|
|
|
|
VDD= |
10V, VO= 9.0V |
|IO|< 1µ A |
|
3.0 |
|
4 |
3.0 |
|
3.0 |
V |
|
|
|
|
VDD= |
15V, VO= 13.5V |
|
|
4.0 |
|
6 |
4.0 |
|
4.0 |
|
|
VIH |
|
HIGH Level Input Voltage |
VDD= |
5V, VO= 0.5V |
|
3.5 |
|
3.5 |
3 |
|
3.5 |
|
|
|
|
|
|
VDD= |
10V, VO= 1.0V |
|IO|< 1µ A |
7.0 |
|
7.0 |
6 |
|
7.0 |
|
V |
|
|
|
|
VDD= |
15V, VO= 1.5V |
|
11.0 |
|
11.0 |
9 |
|
11.0 |
|
|
|
IOL |
|
LOW Level Output Current |
VDD= |
5V, VO = 0.4V |
|
0.52 |
|
0.44 |
0.88 |
|
0.36 |
|
|
|
|
|
(Note 4) |
VDD = |
10V, VO = |
0.5V |
|
1.3 |
|
1.1 |
2.2 |
|
0.90 |
|
mA |
|
|
|
VDD = |
15V, VO = |
1.5V |
|
3.6 |
|
3.0 |
8 |
|
2.4 |
|
|
IOH |
|
HIGH Level Output Current |
VDD = |
5V, VO = 4.6V |
|
− 0.52 |
|
− 0.44 |
− 0.88 |
|
− 0.36 |
|
|
|
|
|
(Note 4) |
VDD = |
10V, VO = |
9.5V |
|
− 1.3 |
|
− 1.1 |
− 2.2 |
|
− 0.90 |
|
mA |
|
|
|
VDD = |
15V, VO = |
13.5V |
|
− 3.6 |
|
− 3.0 |
− 8 |
|
− 2.4 |
|
|
IIN |
|
Input Current |
VDD = |
15V, VIN = |
0V |
|
|
− 0.3 |
|
− 10− 5 |
− 0.3 |
|
− 1.0 |
µ A |
|
|
|
VDD = |
15V, VIN = |
15V |
|
|
0.3 |
|
10− 5 |
0.3 |
|
1.0 |
|
|
|
|
|
|
|
|
|
|||||||
Note 3: VSS = |
0V unless otherwise specified. |
|
|
|
|
|
|
|
|
|
|
|
Note 4: IOH and IOL are tested one output at a time.
www.fairchildsemi.com |
2 |