Fairchild Semiconductor CD4029BCWMX, CD4029BCWM, CD4029BCSJX, CD4029BCSJ, CD4029BCNMC14029BCP Datasheet
October 1987
Revised January 1999
CD4029BC
Presettable Binary/Decade Up/Down Counter
General Description
The CD4029BC is a presettable up/down counter which counts in either binary or decade mode depending on the voltage level applied at binary/decade input. When binary/ decade is at logical “1”, the counter counts in binary, otherwise it counts in decade. Similarly, the counter counts up when the up/down input is at logical “1” and vice versa.
A logical “1” preset enable signal allows information at the “jam” inputs to preset the counter to any state asynchronously with the clock. The counter is advanced one count at the positive-going edge of the clock if the carry in and preset enable inputs are at logical “0”. Advancement is inhibited when either or both of these two inputs is at logical “1”. The carry out signal is normally at logical “1” state and goes to logical “0” state when the counter reaches its
maximum count in the “up” mode or the minimum count in the “down” mode provided the carry input is at logical “0” state.
All inputs are protected against static discharge by diode clamps to both VDD and VSS.
Features
■Wide supply voltage range: 3V to 15V
■High noise immunity: 0.45 VDD (typ.)
■Low power TTL compatibility: fan out of 2 driving 74L or 1 driving 74LS
■Parallel jam inputs
■Binary or BCD decade up/down counting
Ordering Code:
Order Number |
Package Number |
Package Description |
|
|
|
CD4029BCWM |
M16B |
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide body |
|
|
|
CD4029BCSJ |
M16D |
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
|
|
|
CD4029BCN |
N16E |
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide |
|
|
|
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Pin Assignments for DIP, SOIC and SOP
Top View
Counter Up/Down Binary/Decade Presettable CD4029BC
© 1999 Fairchild Semiconductor Corporation |
DS005960.prf |
www.fairchildsemi.com |
CD4029BC
Logic Diagram
www.fairchildsemi.com |
2 |
Absolute Maximum Ratings(Note 1)
(Note 2) |
|
|
DC Supply Voltage (VDD) |
−0.5V to +18 |
VDC |
Input Voltage (VIN) |
−0.5V to VDD + 0.5 |
VDC |
Storage Temperature Range (TS) |
−65°C to +150°C |
|
Power Dissipation (PD) |
|
|
Dual-In-Line |
700 mW |
|
Small Outline |
500 mW |
|
Lead Temperature (TL) |
260°C |
|
(Soldering, 10 seconds) |
||
DC Electrical Characteristics (Note 2)
Recommended Operating
Conditions (Note 2)
DC Supply Voltage (VDD) |
3V to 15 VDC |
Input Voltage (VIN) |
0V to VDD VDC |
Operating Temperature Range (TA) |
−40°C to +85°C |
Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. Except for “Operating Temperature Range” they are not meant to imply that the devices should be operated at these limits. The table of “Electrical Characteristics” provides conditions for actual device operation.
Note 2: VSS = 0V unless otherwise specified.
|
Symbol |
Parameter |
|
|
Conditions |
−40°C |
|
+25°C |
|
+85°C |
Units |
||||
|
|
|
|
|
|
|
|
Min |
Max |
Min |
Typ |
Max |
Min |
Max |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
IDD |
Quiescent Device Current |
VDD = 5V |
|
|
|
20 |
|
|
20 |
|
150 |
μA |
|||
|
|
|
VDD = 10V |
|
|
|
40 |
|
|
40 |
|
300 |
μA |
||
|
|
|
VDD = 15V |
|
|
|
80 |
|
|
80 |
|
600 |
μA |
||
VOL |
LOW Level |
|IO| < 1 μA |
|
|
|
|
|
|
|
|
|
|
|||
|
|
Output Voltage |
VDD = 5V |
|
|
|
0.05 |
|
0 |
0.05 |
|
0.05 |
V |
||
|
|
|
VDD = 10V |
|
|
|
0.05 |
|
0 |
0.05 |
|
0.05 |
V |
||
|
|
|
VDD = 15V |
|
|
|
0.05 |
|
0 |
0.05 |
|
0.05 |
V |
||
VOH |
HIGH Level |
|IO| < 1 μA |
|
|
|
|
|
|
|
|
|
|
|||
|
|
Output Voltage |
VDD = 5V |
|
|
4.95 |
|
4.95 |
5 |
|
4.95 |
|
V |
||
|
|
|
VDD = 10V |
|
|
9.95 |
|
9.95 |
10 |
|
9.95 |
|
V |
||
|
|
|
VDD = 15V |
|
|
14.95 |
|
14.95 |
15 |
|
14.95 |
|
V |
||
VIL |
LOW Level |
VDD = 5V, VO = 0.5V or 4.5V |
|
1.5 |
|
|
1.5 |
|
1.5 |
V |
|||||
|
|
Input Voltage |
VDD = 10V, VO = 1V or 9V |
|
3.0 |
|
|
3.0 |
|
3.0 |
V |
||||
|
|
|
VDD = 15V, VO = 1.5V or 13.5V |
|
4.0 |
|
|
4.0 |
|
4.0 |
V |
||||
VIH |
HIGH Level |
VDD = 5V, VO = 0.5V or 4.5V |
3.5 |
|
3.5 |
|
|
3.5 |
|
V |
|||||
|
|
Input Voltage |
VDD = 10V, VO = 1V or 9V |
7.0 |
|
7.0 |
|
|
7.0 |
|
V |
||||
|
|
|
VDD = 15V, VO = 1.5V or 13.5V |
11.0 |
|
11.0 |
|
|
11.0 |
|
V |
||||
IOL |
LOW Level Output |
VDD = 5V, VO = 0.4V |
0.52 |
|
0.44 |
0.88 |
|
0.36 |
|
mA |
|||||
|
|
Current (Note 3) |
VDD = 10V, VO = 0.5V |
1.3 |
|
1.1 |
2.25 |
|
0.9 |
|
mA |
||||
|
|
|
VDD = 15V, VO = 1.5V |
3.6 |
|
3.0 |
8.8 |
|
2.4 |
|
mA |
||||
IOH |
HIGH Level Output |
VDD = 5V, VO = 4.6V |
−0.52 |
|
−0.44 |
−0.88 |
|
−0.36 |
|
mA |
|||||
|
|
Current (Note 3) |
VDD = 10V, VO = 9.5V |
−1.3 |
|
−1.1 |
−2.25 |
|
−0.9 |
|
mA |
||||
|
|
|
VDD = 15V, VO = 13.5V |
−3.6 |
|
−3.0 |
−8.8 |
|
−2.4 |
|
mA |
||||
I |
IN |
Input Current |
V |
DD |
= 15V, V |
IN |
= 0V |
|
−0.3 |
|
−10−5 |
−0.3 |
|
−1.0 |
μA |
|
|
|
V |
DD |
= 15V, V |
IN |
= 15V |
|
0.3 |
|
10−5 |
0.3 |
|
1.0 |
μA |
Note 3: IOH and IOL are tested one output at a time.
CD4029BC
3 |
www.fairchildsemi.com |
Loading...