July 1988
Revised August 2000
100353
Low Power 8-Bit Register
General Description
The 100353 contains eight D-type edge triggered, master/ slave flip-flops with individual inputs (Dn), true outputs (Qn),
a clock input (CP), and a common clock enable pin (CEN). Data enters the master when CP is LOW and transfers to the slave when CP goes HIGH. When the CEN input goes HIGH it overrides all other inputs, disables the clock, and the Q outputs maintain the last state.
The 100353 output drivers are designed to drive 50Ω termination to − 2.0V. All inputs have 50 kΩ pull-down resistors.
Features
■Low power operation
■2000V ESD protection
■Voltage compensated operating range = − 4.2V to − 5.7V
■Available to industrial grade temperature range
Ordering Code:
Order Number |
Package Number |
Package Description |
|
|
|
100353PC |
N24E |
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide |
|
|
|
100353QC |
V28A |
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square |
|
|
|
100353QI |
V28A |
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square |
|
|
Industrial Temperature Range (− 40° C to + 85° C) |
|
|
|
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol |
Connection Diagrams |
|
24-Pin DIP |
Pin Descriptions
|
Pin Names |
Description |
|
|
|
|
|
|
|
|
D0–D7 |
Data Inputs |
28-Pin PLCC |
|
|
|
Clock Enable Input |
|
|
|
CEN |
|
|
|
|
CP |
Clock Input (Active Rising Edge) |
|
|
|
Q0–Q7 |
Data Outputs |
|
|
|
NC |
No Connect |
|
|
|
|
|
|
|
Register Bit-8 Power Low 100353
© 2000 Fairchild Semiconductor Corporation |
DS009882 |
www.fairchildsemi.com |
100353
Truth Table
|
Inputs |
|
Outputs |
||
Dn |
|
|
|
|
|
|
CEN |
CP |
Qn |
||
L |
|
L |
|
L |
|
H |
|
L |
|
H |
|
X |
|
X |
L |
NC |
|
X |
|
X |
H |
NC |
|
X |
|
H |
X |
NC |
|
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
NC = No Change
= LOW-to-HIGH Transition
Logic Diagram
www.fairchildsemi.com |
2 |
Absolute Maximum Ratings(Note 1)
Storage Temperature (TSTG) |
− 65° C to + 150° C |
Maximum Junction Temperature (TJ) |
+ 150° C |
VEE Pin Potential to Ground Pin |
− 7.0V to + 0.5V |
Input Voltage (DC) |
VEE to + 0.5V |
Output Current (DC Output HIGH) |
− 50 mA |
ESD (Note 2) |
≥ 2000V |
Recommended Operating
Conditions
Case Temperature (TC) |
|
Commercial |
0° C to + 85° C |
Industrial |
− 40° C to + 85° C |
Supply Voltage (VEE) |
− 5.7V to − 4.2V |
Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The “Recommended Operating Conditions” table will define the conditions for actual device operation.
Note 2: ESD testing conforms to MIL-STD-883, Method 3015.
Commercial Version |
|
|
|
|
|
|
|
|
|
|
|
|
DC Electrical Characteristics |
(Note 3) |
|
|
|
|
|
|
|
||||
VEE = − 4.2V to − 5.7V, VCC = VCCA = |
GND, TC = 0° C to + 85° C |
|
|
|
|
|
|
|
||||
Symbol |
Parameter |
Min |
|
Typ |
|
Max |
Units |
|
|
Conditions |
|
|
|
|
|
|
|
|
|
|
|
|
|
||
VOH |
Output HIGH Voltage |
− 1025 |
|
− 955 |
− 870 |
mV |
VIN = |
VIH (Max) |
|
Loading with |
||
VOL |
Output LOW Voltage |
− 1830 |
|
− 1705 |
− |
1620 |
mV |
or VIL (Min) |
|
50Ω to − |
2.0V |
|
VOHC |
Output HIGH Voltage |
− 1035 |
|
|
|
|
mV |
VIN = |
VIH (Min) |
|
Loading with |
|
VOLC |
Output LOW Voltage |
|
|
|
− |
1610 |
mV |
or VIL (Max) |
|
50Ω to − |
2.0V |
|
VIH |
Input HIGH Voltage |
− 1165 |
|
|
− 870 |
mV |
Guaranteed HIGH Signal for all Inputs |
|
||||
VIL |
Input LOW Voltage |
− 1830 |
|
|
− |
1475 |
mV |
Guaranteed LOW Signal for all Inputs |
|
|||
IIL |
Input LOW Current |
0.50 |
|
|
|
|
µ A |
VIN = |
VIL (Min) |
|
|
|
IIH |
Input HIGH Current |
|
|
|
|
240 |
µ A |
VIN = |
VIH (Max) |
|
|
|
IEE |
Power Supply Current |
|
|
|
|
|
|
Inputs OPEN |
|
|
|
|
|
|
− 119 |
|
|
|
− 61 |
mA |
VEE = |
− 4.2V to − 4.8V |
|
|
|
|
|
− 122 |
|
|
|
− 61 |
|
VEE = |
− 4.2V to − 5.7V |
|
|
|
Note 3: The specified limits represent the “worst case” value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under “worst case” conditions.
DIP AC Electrical Characteristics
VEE = − 4.2V to − 5.7V, VCC = VCCA = |
GND |
|
|
|
|
|
|
|
|||||
Symbol |
|
|
|
Parameter |
|
TC = 0° C |
TC = + 25° C |
TC = + 85° C |
Units |
Conditions |
|||
|
|
|
|
|
|
Min |
Max |
Min |
Max |
Min |
Max |
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
fMAX |
Toggle Frequency |
|
425 |
|
425 |
|
425 |
|
MHz |
Figures 1, 2 |
|||
tPLH |
Propagation Delay |
|
1.40 |
3.00 |
1.40 |
3.00 |
1.50 |
3.10 |
ns |
Figures 1, 2 |
|||
tPHL |
CP to Output |
|
(Note 4) |
||||||||||
|
|
|
|
|
|
|
|
||||||
tTLH |
Transition Time |
|
0.45 |
2.00 |
0.45 |
2.00 |
0.45 |
2.00 |
ns |
Figures 1, 2 |
|||
tTHL |
20% to 80%, 80% to 20% |
|
|||||||||||
|
|
|
|
|
|
|
|
|
|||||
tS |
Setup Time |
|
|
|
|
|
|
|
|
|
|||
|
|
Dn |
|
1.10 |
|
1.10 |
|
1.10 |
|
|
|
||
|
|
CEN |
|
(Disable Time) |
|
0.40 |
|
0.40 |
|
0.40 |
|
ns |
Figures 1, 3 |
|
|
|
|
1.10 |
|
1.10 |
|
1.10 |
|
|
|
||
|
|
CEN |
(Release Time) |
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|||
tH |
Hold Time |
|
0.10 |
|
0.10 |
|
0.10 |
|
ns |
Figures 1, 4 |
|||
|
|
Dn |
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|||
tPW(H) |
Pulse Width HIGH |
|
2.00 |
|
2.00 |
|
2.00 |
|
ns |
Figures 1, 2 |
|||
|
|
CP |
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Note 4: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.
100353
3 |
www.fairchildsemi.com |
Loading...