Fairchild Semiconductor 100301SCX, 100301SC, 100301QIX, 100301QI, 100301QCX Datasheet

...
0 (0)
Fairchild Semiconductor 100301SCX, 100301SC, 100301QIX, 100301QI, 100301QCX Datasheet

August 1989

Revised August 2000

100301

Low Power Triple 5-Input OR/NOR Gate

General Description

The 100301 is a monolithic triple 5-input OR/NOR gate. All inputs have 50 kΩ pull-down resistors and all outputs are buffered.

Features

23% power reduction of the 100101

2000V ESD protection

Pin/function compatible with 100101

Voltage compensated operating range = − 4.2V to − 5.7V

Available to industrial grade temperature range (PLCC package only)

Ordering Code:

Order Number

Package Number

Package Description

 

 

 

100301SC

M24B

24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide

 

 

 

100301PC

N24E

24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide

 

 

 

100301QC

V28A

28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square

 

 

 

100301QI

V28A

28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square

 

 

Industrial Temperature Range (− 40° C to + 85° C)

 

 

 

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Logic Symbol

Connection Diagrams

 

24-Pin DIP/SOIC

28-Pin PLCC

Pin Descriptions

 

 

Pin Names

Description

 

 

 

 

Dna, Dnb, Dnc

Data Inputs

 

Oa, Ob, Oc

Data Outputs

 

 

 

b,

 

c

Complementary Data Outputs

 

O

a,

O

O

Gate OR/NOR Input-5 Triple Power Low 100301

© 2000 Fairchild Semiconductor Corporation

DS010579

www.fairchildsemi.com

100301

Truth Table

 

 

Inputs

 

 

Outputs

D1a, D1b, D1c

 

 

 

 

 

 

 

 

 

 

 

D2a, D2b, D2c

D3a, D3b, D3c

D4a, D4b, D4c

D5a, D5b, D5c

Oa, Ob, Oc

Oa, Ob, Oc

L

L

L

L

L

L

 

 

H

 

 

 

 

 

 

 

 

 

L

L

L

L

H

H

 

 

L

 

 

 

 

 

 

 

 

 

L

L

L

H

L

H

 

 

L

 

 

 

 

 

 

 

 

 

L

L

L

H

H

H

 

 

L

 

 

 

 

 

 

 

 

 

L

L

H

L

L

H

 

 

L

 

 

 

 

 

 

 

 

 

L

L

H

L

H

H

 

 

L

 

 

 

 

 

 

 

 

 

L

L

H

H

L

H

 

 

L

 

 

 

 

 

 

 

 

 

L

L

H

H

H

H

 

 

L

 

 

 

 

 

 

 

 

 

L

H

L

L

L

H

 

 

L

 

 

 

 

 

 

 

 

 

L

H

L

L

H

H

 

 

L

 

 

 

 

 

 

 

 

 

L

H

L

H

L

H

 

 

L

 

 

 

 

 

 

 

 

 

L

H

L

H

H

H

 

 

L

 

 

 

 

 

 

 

 

 

L

H

H

L

L

H

 

 

L

 

 

 

 

 

 

 

 

 

L

H

H

L

H

H

 

 

L

 

 

 

 

 

 

 

 

 

L

H

H

H

L

H

 

 

L

 

 

 

 

 

 

 

 

 

L

H

H

H

H

H

 

 

L

 

 

 

 

 

 

 

 

 

H

L

L

L

L

H

 

 

L

 

 

 

 

 

 

 

 

 

H

L

L

L

H

H

 

 

L

 

 

 

 

 

 

 

 

 

H

L

L

H

L

H

 

 

L

 

 

 

 

 

 

 

 

 

H

L

L

H

H

H

 

 

L

 

 

 

 

 

 

 

 

 

H

L

H

L

L

H

 

 

L

 

 

 

 

 

 

 

 

 

H

L

H

L

H

H

 

 

L

 

 

 

 

 

 

 

 

 

H

L

H

H

L

H

 

 

L

 

 

 

 

 

 

 

 

 

H

L

H

H

H

H

 

 

L

 

 

 

 

 

 

 

 

 

H

H

L

L

L

H

 

 

L

 

 

 

 

 

 

 

 

 

H

H

L

L

H

H

 

 

L

 

 

 

 

 

 

 

 

 

H

H

L

H

L

H

 

 

L

 

 

 

 

 

 

 

 

 

H

H

L

H

H

H

 

 

L

 

 

 

 

 

 

 

 

 

H

H

H

L

L

H

 

 

L

 

 

 

 

 

 

 

 

 

H

H

H

L

H

H

 

 

L

 

 

 

 

 

 

 

 

 

H

H

H

H

L

H

 

 

L

 

 

 

 

 

 

 

 

 

H

H

H

H

H

H

 

 

L

H = HIGH Voltage Level

L = LOW Voltage Level

www.fairchildsemi.com

2

Absolute Maximum Ratings(Note 1)

Storage Temperature (TSTG)

− 65° C to + 150° C

Maximum Junction Temperature (TJ)

+ 150° C

VEE Pin Potential to Ground Pin

− 7.0V to + 0.5V

Input Voltage (DC)

VEE to + 0.5V

Output Current (DC Output HIGH)

− 50 mA

ESD (Note 2)

≥ 2000V

Recommended Operating

Conditions

Case Temperature (TC)

 

Commercial

0° C to + 85° C

Industrial

− 40° C to + 85° C

Supply Voltage (VEE)

− 5.7V to − 4.2V

Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The “recommended Operating Conditions” table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Commercial Version

DC Electrical Characteristics (Note 3)

VEE = − 4.2V to − 5.7V, VCC = VCCA =

GND, TC =

0° C to + 85° C

 

 

 

 

 

 

 

Symbol

Parameter

 

Min

Typ

Max

Units

 

 

Conditions

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VOH

Output HIGH Voltage

 

− 1025

− 955

− 870

mV

VIN =

VIH(Max)

or VIL(Min)

 

Loading with

VOL

Output LOW Voltage

 

− 1830

− 1705

− 1620

mV

 

50Ω

to − 2.0V

 

 

 

 

 

VOHC

Output HIGH Voltage

 

− 1035

 

 

mV

VIN =

VIH(Min) or VIL(Max)

 

Loading with

VOLC

Output LOW Voltage

 

 

 

− 1610

mV

 

50Ω

to − 2.0V

 

 

 

 

 

 

 

VIH

Input HIGH Voltage

 

− 1165

 

− 870

mV

Guaranteed HIGH Signal for All Inputs

 

 

VIL

Input LOW Voltage

 

− 1830

 

− 1475

mV

Guaranteed LOW Signal for All Inputs

 

 

IIL

Input LOW Current

 

0.50

 

 

µ A

VIN =

VIL(Min)

 

 

 

 

IIH

Input HIGH Current

 

 

 

240

µ A

VIN =

VIH(Max)

 

 

 

 

IEE

Power Supply Current

 

− 29

− 17

− 15

mA

Inputs OPEN

 

 

 

 

Note 3: The specified limits represent the “worst case” value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under “worst case” conditions.

DIP AC Electrical Characteristics

VEE = −

4.2V to − 5.7V, VCC = VCCA = GND

 

 

 

 

 

 

 

Symbol

 

Parameter

TC = 0° C

TC = + 25° C

TC

= + 85° C

Units

Conditions

 

 

 

Min

Max

Min

Max

Min

Max

 

 

 

 

 

 

 

 

 

 

 

 

 

tPLH

 

Propagation Delay

0.50

1.10

0.50

1.15

0.50

1.20

ns

Figures 1, 2

tPHL

 

Data to Output

(Note 4)

 

 

 

 

 

 

 

 

tTLH

 

Transition Time

0.40

1.20

0.40

1.20

0.40

1.20

ns

Figures 1, 2

tTHL

 

20% to 80%, 80% to 20%

 

 

 

 

 

 

 

 

 

Note 4: The propagation delay specified is for single output switching. Delays may vary up to 100 ps with multiple outputs switching.

100301

3

www.fairchildsemi.com

Loading...
+ 4 hidden pages