October 1989
Revised August 2000
100322
Low Power 9-Bit Buffer
General Description
The 100322 is a monolithic 9-bit buffer. The device contains nine non-inverting buffer gates with single input and output. All inputs have 50 kΩ pull-down resistors and all outputs are buffered.
Features
■30% power reduction of the 100122
■2000V ESD protection
■Pin/function compatible with 100122
■Voltage compensated operating range = − 4.2V to − 5.7V
■Available to MIL-STD-883
■Available to industrial grade temperature range (PLCC package only)
Ordering Code:
Order Number |
Package Number |
Package Description |
|
|
|
100322PC |
N24E |
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide |
|
|
|
100322QC |
V28A |
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square |
|
|
|
100322QI |
V28A |
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square |
|
|
Industrial Temperature Range (− 40° C to + 85° C) |
|
|
|
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol |
Connection Diagrams |
|
24-Pin DIP |
Pin Descriptions
28-Pin PLCC
|
Pin Names |
|
Description |
|
|
|
|
|
D1, D9 |
|
Data Inputs |
|
O1, O9 |
|
Data Outputs |
Truth Table |
|
|
|
|
|
|
|
|
Inputs |
|
Outputs |
|
|
|
|
|
D1 - D9 |
|
O1 - O9 |
|
L |
|
L |
|
|
|
|
|
H |
|
H |
|
|
|
|
H = HIGH Voltage Level |
L = LOW Voltage Level |
||
Buffer Bit-9 Power Low 100322
© 2000 Fairchild Semiconductor Corporation |
DS010608 |
www.fairchildsemi.com |
100322
Absolute Maximum Ratings(Note 1)
Storage Temperature (TSTG) |
− 65° C to + 150° C |
Maximum Junction Temperature (TJ) |
+ 150° C |
VEE Pin Potential to Ground Pin |
− 7.0V to + 0.5V |
Input Voltage (DC) |
VEE to + 0.5V |
Output Current (DC Output HIGH) |
− 50 mA |
ESD (Note 2) |
≥ 2000V |
Recommended Operating
Conditions
Case Temperature (TC) |
|
Commercial |
0° C to + 85° C |
Industrial |
− 40° C to + 85° C |
Supply Voltage (VEE) |
− 5.7V to − 4.2V |
Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The “Recommended Operating Conditions” table will define the conditions for actual device operation.
Note 2: ESD testing conforms to MIL-STD-883, Method 3015.
Commercial Version
DC Electrical Characteristics (Note 3)
VEE = − 4.2V to − 5.7V, VCC = VCCA = |
GND, TC = 0° C to + 85° C |
|
|
|
|
|
|
|||
Symbol |
Parameter |
|
Min |
Typ |
Max |
Units |
|
Conditions |
|
|
|
|
|
|
|
|
|
|
|
|
|
VOH |
Output HIGH Voltage |
|
− 1025 |
− 955 |
− 870 |
mV |
VIN = |
VIH (Max) |
Loading with |
|
VOL |
Output LOW Voltage |
|
− 1830 |
− 1705 |
− 1620 |
or VIL (Min) |
50Ω |
to − 2.0V |
||
|
|
|||||||||
VOHC |
Output HIGH Voltage |
|
− 1035 |
|
|
mV |
VIN = |
VIH(Min) |
Loading with |
|
VOLC |
Output LOW Voltage |
|
|
|
− 1610 |
or VIL (Max) |
50Ω |
to − 2.0V |
||
|
|
|
|
|||||||
VIH |
Input HIGH Voltage |
|
− 1165 |
|
− 870 |
mV |
Guaranteed HIGH Signal |
|
|
|
|
|
|
|
|
|
|
for All Inputs |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VIL |
Input LOW Voltage |
|
− 1830 |
|
− 1475 |
mV |
Guaranteed LOW Signal |
|
|
|
|
|
|
|
|
|
|
for All Inputs |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
IIL |
Input LOW Current |
|
0.50 |
|
|
µ A |
VIN = |
VIL (Min) |
|
|
IIH |
Input HIGH Current |
|
|
|
240 |
µ A |
VIN = |
VIH (Max) |
|
|
IEE |
Power Supply Current |
|
− 65 |
|
− 30 |
mA |
Inputs Open |
|
|
|
Note 3: The specified limits represent the “worst case” value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under “worst case” conditions.
DIP AC Electrical Characteristics
VEE = − 4.2V to − 5.7V, VCC = VCCA = GND |
|
|
|
|
|
|
|
|||
Symbol |
Parameter |
TC = 0° C |
TC = + 25° C |
TC = + 85° C |
Units |
Conditions |
||||
Min |
Max |
Min |
Max |
Min |
Max |
|||||
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
tPLH |
Propagation Delay |
0.45 |
1.45 |
0.45 |
1.45 |
0.45 |
1.55 |
ns |
Figures 1, 2 |
|
tPHL |
Data to Output |
(Note 4) |
||||||||
|
|
|
|
|
|
|
||||
tTLH |
Transition Time |
0.35 |
1.20 |
0.35 |
1.20 |
0.35 |
1.20 |
ns |
Figures 1, 2 |
|
tTHL |
20% to 80%, 80% to 20% |
|||||||||
|
|
|
|
|
|
|
|
|||
Note 4: The propagation delay specified is for single output switching. Delays may vary up to 200 ps with multiple outputs switching.
www.fairchildsemi.com |
2 |
Loading...