TEXAS INSTRUMENTS TL080, TL081, TL082, TL084, TL081A Technical data

TL080CPW TL080, TL081, TL082, TL084, TL081A, TL082A, TL084A

TL081B, TL082B, TL084B, TL082Y, TL084Y

JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS081A±D2297, FEBRUARY 1977±REVISED NOVEMBER 1992

24 DEVICES COVER COMMERCIAL, INDUSTRIAL, AND MILITARY TEMPERATURE RANGES

• Low-Power Consumption

• High Input Impedance . . . JFET-Input Stage

• Wide Common-Mode and Differential

• Internal Frequency Compensation (Except

Voltage Ranges

TL080, TL080A)

• Low Input Bias and Offset Currents

• Latch-Up-Free Operation

• Output Short-Circuit Protection

• High Slew Rate . . . 13 V/μs Typ

• Low Total Harmonic

• Common-Mode Input Voltage Range

Distortion . . . 0.003% Typ

Includes VCC+

TL080

TL081, TL081A, TL081B

TL082, TL082A, TL082B

D, P, OR PW PACKAGE

D, JG, P, OR PW PACKAGE

D, JG, P, OR PW PACKAGE

(TOP VIEW)

(TOP VIEW)

(TOP VIEW)

N1/COMP

COMP

OFFSET N1

NC

1 OUT

VCC +

1

8

1

8

1

8

IN±

VCC +

IN±

VCC +

1 IN±

2

7

2

7

2

7

2 OUT

IN+

3

6

OUT

IN+

3

6

OUT

1 IN+

3

6

2 IN±

VCC ±

4

5

OFFSET N2

VCC ±

4

5

OFFSET N2

VCC ±

4

5

2 IN+

TL081M . . . FK PACKAGE

TL082M . . . FK PACKAGE

(TOP VIEW)

(TOP VIEW)

	NC	OFFSET N1	NC	NC	NC
NC	3	2	1	20 19		NC
	4				18
IN±	5				17	VCC +
NC	6				16	NC
IN+	7				15	OUT
NC	8				14	NC
	9	10 11 12 13
	NC	CC±	NC	N2	NC
		V		OFFSET

TL084, TL084A, TL084B

D, J, N, OR PW PACKAGE

(TOP VIEW)

1 OUT		1	14		4 OUT
1 IN±		2	13		4 IN±
1 IN+		3	12		4 IN+
VCC +		4	11		VCC ±
2 IN+		5	10		3 IN+
2 IN±		6	9		3 IN±
2 OUT		7	8		3 OUT

	NC	1OUT	NC	CC+	NC
				V
NC	3	2	1	20 19		NC
	4				18
1 IN±	5				17	2 OUT
NC	6				16	NC
1 IN+	7				15	2 IN±
NC	8				14	NC
	9	10 11 12 13
	NC	CC±	NC	IN+	NC
		V		2
	TL084M . . . FK PACKAGE

(TOP VIEW)

	1 IN±	1 OUT	NC	4 OUT	4 IN±
1 IN+	3	2	1	20 19		4 IN+
	4				18
NC	5				17	NC
VCC +	6				16	VCC±
NC	7				15	NC
2 IN+	8				14	3 IN+
	9	10 11 12 13
	2 IN±	OUT	NC	OUT	3 IN±
		2		3

NC ± No internal connection

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

POST OFFICE BOX 655303 •DALLAS, TEXAS 75265

POST OFFICE BOX 1443 •HOUSTON, TEXAS

77251±1443

Copyright 1992, Texas Instruments Incorporated

On products compliant to MIL-STD-883, Class B, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

1

TL080, TL081, TL082, TL084, TL081A, TL082A, TL084A

TL081B, TL082B, TL084B, TL082Y, TL084Y

JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS081A±D2297, FEBRUARY 1977±REVISED NOVEMBER 1992

symbols

TL080

TL081

TL082 (each amplifier)

N1/COMP

TL084 (each amplifier)

COMP

OFFSET N1

IN +

+

IN +

+

IN +

+

IN ±

±

OUT

±

OUT

IN ±

±

OUT

IN ±

OFFSET N2

OFFSET N2

description

The TL08_ JFET-input operational amplifier family is designed to offer a wider selection than any previously developed operational amplifier family. Each of these JFET-input operational amplifiers incorporates well-matched, high-voltage JFET and bipolar transistors in a monolithic integrated circuit. The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient. Offset adjustment and external compensation options are available within the TL08_ family.

Device types with a C suffix are characterized for operation from 0°C to 70°C, those with an I suffix are characterized for operation from ±40°C to 85°C, and those with an M suffix are characterized for operation over the full military temperature range of ±55°C to 125°C.

AVAILABLE OPTIONS

		VIO				PACKAGE					CHIP
		MAX	SMALL	SMALL	CHIP	CERAMIC	CERAMIC	PLASTIC	PLASTIC
	TA									TSSOP	FORM
		at	OUTLINE	OUTLINE	CARRIER	DIP	DIP	DIP	DIP
										(PW)	(Y)
		25°C	(D008)	(D014)	(FK)	(J)	(JG)	(N)	(P)
		15 mV	TL080CD						TL080CP	TL080CPW
		15 mV	TL081CD	Ð	Ð	Ð	Ð	Ð	TL081CP	TL081CPW	Ð
		6 mV	TL081ACD						TL081ACP
	0°C	3 mV	TL081BCD						TL081BCP
		15 mV	TL082CD						TL082CP	TL082CPW	TL082Y
	to
		6 mV	TL082ACD	Ð	Ð	Ð	Ð	Ð	TL082ACP
	70°C
		3 mV	TL082BCD						TL082BCP
		15 mV		TL084CD				TL084CN		TL084CPW	TL084Y
		6 mV	Ð	TL084ACD	Ð	Ð	Ð	TL084ACN	Ð
		3 mV		TL084BCD				TL084BCN
	± 40°C	6 mV	TL081ID						TL081IP
	to	6 mV	TL082ID		Ð	Ð	Ð		TL082IP	Ð	Ð
	85°C	6 mV	TL084ID	TL084ID				TL084IN
	± 55°C	6 mV			TL081MFK		TL081MJG
	to	6 mV	Ð	Ð	TL082MFK		TL082MJG	Ð	Ð	Ð	Ð
	125°C	9 mV			TL084MFK	TL084MJ

The D package is available taped and reeled. Add R suffix to device type, (e.g., TL080CDR).

2	POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
	POST OFFICE BOX 1443 •HOUSTON, TEXAS
	77251±1443

TL080, TL081, TL082, TL084, TL081A, TL082A, TL084A

TL081B, TL082B, TL084B

JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS081A±D2297, FEBRUARY 1977±REVISED NOVEMBER 1992

schematic (each amplifier)

		VCC +
		IN +
		IN ±	64 Ω
			OUT
			128 Ω
		N1/COMP	64 Ω
	TL080	OFFSET N2	C1
	Only
		COMP
		1080 Ω	1080 Ω
		VCC ±

OFFSET N1

OFFSET N2

TL081 Only

C1 = 18 pF on TL081, TL082, and TL084 only (including their suffix versions).

Component values shown are nominal.

POST OFFICE BOX 655303 •DALLAS, TEXAS 75265	3
POST OFFICE BOX 1443 •HOUSTON, TEXAS
77251±1443

TL082Y

JFET-INPUT DUAL OPERATIONAL AMPLIFIER

SLOS081A±D2297, FEBRUARY 1977±REVISED NOVEMBER 1992

chip information

These chips, when properly assembled, display characteristics similar to the TL082. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.

BONDING PAD ASSIGNMENTS

				VCC+
	(3)				(8)
1 IN +			+
						(1)		2 OUT
1 IN ±	(2)		±
						(5)
			+					2 IN +
1 OUT	(7)
						(6)
			±					2 IN ±

(4) VCC ±

CHIP THICKNESS: 15 TYPICAL

BONDING PADS: 4 × 4 MINIMUM

TJmax = 150°C

TOLERANCES ARE ± 10%

ALL DIMENSIONS ARE IN MILS

PIN (4) INTERNALLY CONNECTED

TO BACKSIDE OF CHIP

4	POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
	POST OFFICE BOX 1443 •HOUSTON, TEXAS
	77251±1443

TL084Y

JFET-INPUT QUAD OPERATIONAL AMPLIFIER

SLOS081A±D2297, FEBRUARY 1977±REVISED NOVEMBER 1992

chip information

These chips, when properly assembled, display characteristics similar to the TL084. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.

BONDING PAD ASSIGNMENTS

				VCC+
	(3)					(4)
1 IN +			+
							(1)		1 OUT
1 IN ±	(2)		±
							(5)
			+						2 IN +
2 OUT	(7)
							(6)
			±						2 IN ±
3 IN +	(10)
			+
							(8)		3 OUT
3 IN ±	(9)		±
							(12)
			+						4 IN +
4 OUT	(14)
						±	(13)		4 IN ±
						(11)
				VCC ±

CHIP THICKNESS: 15 TYPICAL

BONDING PADS: 4 × 4 MINIMUM

TJmax = 150°C

TOLERANCES ARE ± 10%

ALL DIMENSIONS ARE IN MILS

PIN (11) INTERNALLY CONNECTED

TO BACKSIDE OF CHIP

POST OFFICE BOX 655303 •DALLAS, TEXAS 75265	5
POST OFFICE BOX 1443 •HOUSTON, TEXAS
77251±1443

TL080, TL081, TL082, TL084, TL081A, TL082A, TL084A

TL081B, TL082B, TL084B

JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS081A±D2297, FEBRUARY 1977±REVISED NOVEMBER 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		TL08_C
		TL08_AC		TL08_I	TL08_M	UNIT
		TL08_BC
Supply voltage, VCC + (see Note 1)		18		18	18	V
Supply voltage VCC ± (see Note 1)		± 18		± 18	± 18	V
Differential input voltage (see Note 2)		± 30		± 30	± 30	V
Input voltage (see Notes 1 and 3)		± 15		± 15	± 15	V
Duration of output short circuit (see Note 4)		unlimited		unlimited	unlimited
Continuous total dissipation			See Dissipation Rating Table
Operating free-air temperature range		0 to 70		± 40 to 85	± 55 to 125	°C
Storage temperature range		± 65 to 150		± 65 to 150	± 65 to 150	°C
Case temperature for 60 seconds	FK package				260	°C
Lead temperature 1,6 mm (1/16 inch)	J or JG package				300	°C
from case for 60 seconds
Lead temperature 1,6 mm (1/16 inch)	D, N, P, or PW package	260		260		°C
from case for 10 seconds
NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VCC + and VCC ±.

2.Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.

3.The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.

4.The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

DISSIPATION RATING TABLE

	PACKAGE	TA ≤ 25°C	DERATING	DERATE	TA = 70°C	TA = 85°C	TA = 125°C
		POWER RATING	FACTOR	ABOVE TA	POWER RATING	POWER RATING	POWER RATING
	D (8 Pin)	680 mW	5.8 mW/ °C	32 °C	464 mW	377 mW	N/A
	D (14 Pin)	680 mW	7.6 mW/ °C	60 °C	608 mW	494 mW	N/A
	FK	680 mW	11.0 mW/ °C	88 °C	680 mW	680 mW	275 mW
	J	680 mW	11.0 mW/ °C	88 °C	680 mW	680 mW	275 mW
	JG	680 mW	8.4 mW/ °C	69 °C	672 mW	546 mW	210 mW
	N	680 mW	9.2 mW/ °C	76 °C	680 mW	598 mW	N/A
	P	680 mW	8.0 mW/ °C	65 °C	640 mW	520 mW	N/A
	PW (8 Pin)	525 mW	4.2 mW/ °C	25 °C	336 mW	N/A	N/A
	PW (14 Pin)	700 mW	5.6 mW/ °C	25 °C	448 mW	N/A	N/A

6	POST OFFICE BOX 655303 •DALLAS, TEXAS 75265
	POST OFFICE BOX 1443 •HOUSTON, TEXAS
	77251±1443