Fairchild Semiconductor KA3525A, KA3525AD Datasheet

5 (1)
Fairchild Semiconductor KA3525A, KA3525AD Datasheet

KA3525A

SMPS CONTROLLER

VOLTAGE-MODE PWM CONTROLLER

16-DIP

The KA3525A is a monolithic integrated circuit that Included all of the control circuit necessary for a pulse width modulating regulator. There are a voltage reference, an error amplifier, a pulse width modulator, an oscillator, under-voltage lockout, soft start circuit, and output drivers in the chip.

16-SOP-225A

FEATURES

5V ä1% Reference

Oscillator Sync Terminal

Internal Soft Start

Deadtime Control

Under-Voltage Lockout

ORDERING INFORMATION

BLOCK DIAGRAM

Device

Package

Operating Temperature

 

 

 

KA3525A

16 DIP

-30 ~ +85Î

 

 

 

KA3525AD

16-SOP-225A

-30 ~ +85Î

 

 

 

5.5K

43K

5.5K

Rev. B

©1999 Fairchild Semiconductor Corporation

KA3525A

 

SMPS CONTROLLER

 

 

 

 

 

ABSOLUTE MAXIMUM RATINGS

 

 

 

 

 

 

 

 

 

Characteristic

Symbol

Value

Unit

 

 

 

 

 

 

Supply Voltage

VCC

40

V

 

Collector Supply Voltage

VC

40

V

 

Output Current, Sink or Source

IO

500

mA

 

Reference Output Current

IREF

50

mA

 

Oscillator Charging Current

ICHG(OSC)

5

mA

 

Power Dissipation (TA = 25Î)

PD

1000

m/W

 

Operating Temperature

TOPR

0 ~ +70

Î

 

 

 

 

 

 

Storage Temperature

TSTG

-65 ~ +150

Î

 

Lead Temperature (Soldering, 10 sec)

TLEAD

+300

Î

 

 

 

 

 

 

ELECTRICAL CHARACTERISTICS

(VCC = 20V, TA = -35Î to + 85Î, unless otherwise specified)

 

Characteristic

Symbol

Test Conditions

Min

Typ

Max

Unit

 

 

 

 

 

 

 

 

 

REFERENCE SECTION

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Reference Output Voltage

VREF

TJ = 25Î

5.0

5.1

5.2

V

Line Regulation

LVREF

VCC = 8 to 35V

 

9

20

mV

Load Regulation

LVREF

IREF = 0 to 20mA

 

20

50

mV

Short Circuit Output Current

ISC

VREF = 0, TJ = 25Î

 

80

100

mA

Total Output Variation (Note 1)

LVREF

Line, Load and Temperature

4.95

 

5.25

V

Temperature Stability (Note 1)

STT

 

 

20

50

mV

Long Term Stability (Note 1)

ST

TJ = 125Î, 1 KHRS

 

20

50

mV

OSCILLATOR SECTION

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Initial Accuracy (Note 1, 2)

ACCUR

TJ = 25

 

3

6

%

 

 

 

 

 

 

 

 

 

Frequency Change With Voltage

Lf/LVCC

VCC = 8 to 35V (Note 1, 2)

 

0.8

2

%

Maximum Frequency

f(MAX)

RT = 2K`, CT = 470pF

400

430

 

KHz

Minimum Frequency

f(MIN)

RT = 200K`, CT = 0.1sF

 

60

120

Hz

Clock Amplitude (Note 1, 2)

V(CLK)

 

3

4

 

V

Clock Width (Note 1, 2)

tW(CLK)

TJ = 25Î

0.3

0.6

1

ss

Sync Threshold

VTH(SYNC)

 

1.2

2

2.8

V

Sync Input Current

II(SYNC)

Sync = 3.5V

 

1.3

2.5

mA

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Loading...
+ 3 hidden pages