MOTOROLA MC14077BD, MC14077BDR2, MC14077BF, MC14077BFEL, MC14077BCP Datasheet

...
0 (0)
MOTOROLA MC14077BD, MC14077BDR2, MC14077BF, MC14077BFEL, MC14077BCP Datasheet

MC14070B, MC14077B

CMOS SSI

Quad Exclusive ªORº and ªNORº Gates

The MC14070B quad exclusive OR gate and the MC14077B quad exclusive NOR gate are constructed with MOS P±channel and N±channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.

Supply Voltage Range = 3.0 Vdc to 18 Vdc

All Outputs Buffered

Capable of Driving Two Low±Power TTL Loads or One Low±Power Schottky TTL Load Over the Rated Temperature Range

Double Diode Protection on All Inputs

MC14070B Ð Replacement for CD4030B and CD4070B Types

MC14077B Ð Replacement for CD4077B Type

MAXIMUM RATINGS (Voltages Referenced to VSS) (Note 2.)

Symbol

Parameter

Value

Unit

 

 

 

 

VDD

DC Supply Voltage Range

± 0.5 to +18.0

V

Vin, Vout

Input or Output Voltage Range

± 0.5 to VDD + 0.5

V

 

(DC or Transient)

 

 

 

 

 

 

Iin, Iout

Input or Output Current

± 10

mA

 

(DC or Transient) per Pin

 

 

 

 

 

 

PD

Power Dissipation,

500

mW

 

per Package (Note 3.)

 

 

 

 

 

 

TA

Ambient Temperature Range

± 55 to +125

°C

Tstg

Storage Temperature Range

± 65 to +150

°C

TL

Lead Temperature

260

°C

 

(8±Second Soldering)

 

 

 

 

 

 

2.Maximum Ratings are those values beyond which damage to the device may occur.

3.Temperature Derating:

Plastic ªP and D/DWº Packages: ± 7.0 mW/C From 65_C To 125_C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high±impedance circuit. For proper operation, Vin and Vout should be constrained

to the range VSS v (Vin or Vout) v VDD.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.

http://onsemi.com

 

 

MARKING

 

 

DIAGRAMS

 

 

14

 

PDIP±14

MC140XXBCP

 

P SUFFIX

 

AWLYYWW

 

CASE 646

 

 

 

 

1

 

 

14

 

SOIC±14

140XXB

 

D SUFFIX

 

AWLYWW

 

CASE 751A

 

 

 

 

1

 

 

14

 

SOEIAJ±14

MC140XXB

 

F SUFFIX

 

AWLYWW

 

CASE 965

 

 

 

 

1

XX

= Specific Device Code

A

= Assembly Location

WL or L = Wafer Lot

 

YY or Y

= Year

 

WW or W = Work Week

 

ORDERING INFORMATION

Device

Package

Shipping

MC140XXBCP

PDIP±14

2000/Box

MC140XXBD

SOIC±14

2750/Box

MC140XXBDR2

SOIC±14

2500/Tape & Reel

MC140XXBF

SOEIAJ±14

See Note 1.

MC140XXBFEL

SOEIAJ±14

See Note 1.

1.For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

Semiconductor Components Industries, LLC, 2000

1

Publication Order Number:

March, 2000 ± Rev. 3

 

MC14070B/D

MC14070B, MC14077B

PIN ASSIGNMENT

IN 1A

 

1

14

VDD

 

 

IN 2A

 

2

13

IN 2D

 

OUTA

 

3

12

IN 1D

 

OUTB

 

4

11

OUTD

 

 

IN 1B

 

5

10

OUTC

 

 

IN 2B

 

6

9

IN 2C

 

 

VSS

 

7

8

IN 1C

 

 

 

MC14070B

MC14077B

 

QUAD Exclusive OR

QUAD Exclusive NOR

 

Gate

Gate

 

1

1

 

3

3

 

2

2

 

5

5

 

4

4

 

6

6

 

8

8

 

10

10

 

9

9

 

12

12

 

11

11

 

13

13

 

VDD = PIN 14

 

VSS = PIN 7

 

(BOTH DEVICES)

 

20 ns

20 ns

VDD

 

90%

 

 

50%

IDD

Vin

10%

1/f

Vin

*

50% DUTY CYCLE

CL

*Inverted output on MC14077B only.

Figure 1. Power Dissipation Test Circuit and Waveform

VDD

VSS

 

VDD

20 ns

 

20 ns

PULSE

 

INPUT

90%

VDD

*

50%

 

GENERATOR

 

#

 

10%

VSS

 

tPHL

 

 

CL

 

tPLH

 

VSS

 

90%

VOH

 

OUTPUT

 

 

 

50%

 

 

 

 

10%

VOL

 

 

 

 

*Inverted output on MC14077B only.

tTHL

 

tTLH

 

 

 

#Connect unused input to VDD for MC14070B, to VSS for MC14077B.

 

Figure 2. Switching Time Test Circuit and Waveforms

http://onsemi.com

2

MC14070B, MC14077B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

 

 

 

 

 

VDD

± 55_C

 

25_C

 

 

125_C

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Characteristic

 

Symbol

Vdc

Min

Max

Min

Typ (4.)

Max

Min

Max

Unit

Output Voltage

ª0º Level

VOL

5.0

Ð

0.05

Ð

0

0.05

Ð

0.05

Vdc

Vin = VDD or 0

 

 

 

 

10

Ð

0.05

Ð

0

0.05

Ð

0.05

 

 

 

 

 

 

15

Ð

0.05

Ð

0

0.05

Ð

0.05

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ª1º Level

VOH

5.0

4.95

Ð

4.95

5.0

Ð

4.95

Ð

Vdc

Vin = 0 or VDD

 

 

 

 

10

9.95

Ð

9.95

10

Ð

9.95

Ð

 

 

 

 

 

 

15

14.95

Ð

14.95

15

Ð

14.95

Ð

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Input Voltage

ª0º Level

 

VIL

 

 

 

 

 

 

 

 

 

 

Vdc

(VO = 4.5 or 0.5 Vdc)

 

 

 

 

5.0

Ð

1.5

Ð

2.25

1.5

Ð

1.5

 

(VO = 9.0 or 1.0 Vdc)

 

 

 

 

10

Ð

3.0

Ð

4.50

3.0

Ð

3.0

 

(VO = 13.5 or 1.5 Vdc)

 

 

 

 

15

Ð

4.0

Ð

6.75

4.0

Ð

4.0

 

(VO = 0.5 or 4.5 Vdc)

ª1º Level

 

VIH

 

5.0

3.5

Ð

3.5

2.75

Ð

3.5

Ð

Vdc

 

 

 

 

 

(VO = 1.0 or 9.0 Vdc)

 

 

 

 

10

7.0

Ð

7.0

5.50

Ð

7.0

Ð

 

(VO = 1.5 or 13.5 Vdc)

 

 

 

 

15

11

Ð

11

8.25

Ð

11

Ð

 

Output Drive Current

 

 

IOH

 

 

 

 

 

 

 

 

 

 

mAdc

(VOH = 2.5 Vdc)

Source

 

 

 

5.0

± 3.0

Ð

± 2.4

± 4.2

Ð

± 1.7

Ð

 

(VOH = 4.6 Vdc)

 

 

 

 

5.0

± 0.64

Ð

± 0.51

± 0.88

Ð

± 0.36

Ð

 

(VOH = 9.5 Vdc)

 

 

 

 

10

± 1.6

Ð

± 1.3

± 2.25

Ð

± 0.9

Ð

 

(VOH = 13.5 Vdc)

 

 

 

 

15

± 4.2

Ð

± 3.4

± 8.8

Ð

± 2.4

Ð

 

(VOL = 0.4 Vdc)

Sink

 

IOL

 

5.0

0.64

Ð

0.51

0.88

Ð

0.36

Ð

mAdc

(VOL = 0.5 Vdc)

 

 

 

 

10

1.6

Ð

1.3

2.25

Ð

0.9

Ð

 

(VOL = 1.5 Vdc)

 

 

 

 

15

4.2

Ð

3.4

8.8

Ð

2.4

Ð

 

Input Current

 

 

Iin

 

15

Ð

± 0.1

Ð

± 0.00001

± 0.1

Ð

± 1.0

μAdc

Input Capacitance

 

 

Cin

 

Ð

Ð

Ð

Ð

5.0

7.5

Ð

Ð

pF

(Vin = 0)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Quiescent Current

 

 

IDD

 

5.0

Ð

0.25

Ð

0.0005

0.25

Ð

7.5

μAdc

(Per Package)

 

 

 

 

10

Ð

0.5

Ð

0.0010

0.5

Ð

15

 

 

 

 

 

 

15

Ð

1.0

Ð

0.0015

1.0

Ð

30

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Total Supply Current (5.) (6.)

 

 

I

 

5.0

 

 

I = (0.3 μA/kHz) f + I

DD

 

 

μAdc

 

 

 

T

 

 

 

 

T

 

 

 

 

 

(Dynamic plus Quiescent,

 

 

 

 

10

 

 

IT = (0.6 μA/kHz) f + IDD

 

 

 

Per Package)

 

 

 

 

15

 

 

IT = (0.9 μA/kHz) f + IDD

 

 

 

(CL = 50 pF on all outputs, all

 

 

 

 

 

 

 

 

 

 

 

 

 

buffers switching)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Output Rise and Fall Times (5.)

 

t

TLH

,

 

 

 

 

 

 

 

 

 

ns

(CL = 50 pF)

 

tTHL

 

 

 

 

 

 

 

 

 

 

tTLH, tTHL = (1.35 ns/pF) CL + 33 ns

 

 

 

5.0

Ð

Ð

Ð

100

200

Ð

Ð

 

tTLH, tTHL = (0.60 ns/pF) CL + 20 ns

 

 

 

10

Ð

Ð

Ð

50

100

Ð

Ð

 

tTLH, tTHL = (0.40 ns/pF) CL + 20 ns

 

 

 

15

Ð

Ð

Ð

40

80

Ð

Ð

 

Propagation Delay Times (5.)

 

t

 

,

 

 

 

 

 

 

 

 

 

ns

 

 

PLH

 

 

 

 

 

 

 

 

 

 

(CL = 50 pF)

 

tPHL

 

 

 

 

 

 

 

 

 

 

tPLH, tPHL = (0.90 ns/pF) CL + 130 ns

 

 

 

5.0

Ð

Ð

Ð

175

350

Ð

Ð

 

tPLH, tPHL = (0.36 ns/pF) CL + 57 ns

 

 

 

10

Ð

Ð

Ð

75

150

Ð

Ð

 

tPLH, tPHL = (0.26 ns/pF) CL + 37 ns

 

 

 

15

Ð

Ð

Ð

55

110

Ð

Ð

 

4.Data labelled ªTypº is not to be used for design purposes but is intended as an indication of the IC's potential performance.

5.The formulas given are for the typical characteristics only at 25_C.

6.To calculate total supply current at loads other than 50 pF:

IT(CL) = IT(50 pF) + (CL ± 50) Vfk

where: IT is in μH (per package), CL in pF, V = (VDD ± VSS) in volts, f in kHz is input frequency, and k = 0.002.

http://onsemi.com

3

Loading...
+ 5 hidden pages