MOTOROLA MC14028BFEL, MC14028BFL1, MC14028BCP, MC14028BD, MC14028BDR2 Datasheet
...
MC14028B
BCD-To-Decimal Decoder
Binary-To-Octal Decoder
The MC14028B decoder is constructed so that an 8421 BCD code on the four inputs provides a decimal (one±of±ten) decoded output, while a 3±bit binary input provides a decoded octal (one±of±eight) code output with D forced to a logic ª0º. Expanded decoding such as binary±to±hexadecimal (one±of±16), etc., can be achieved by using other MC14028B devices. The part is useful for code conversion, address decoding, memory selection control, demultiplexing, or readout decoding.
•Diode Protection on All Inputs
•Supply Voltage Range = 3.0 Vdc to 18 Vdc
•Capable of Driving Two Low±power TTL Loads or One Low±power Schottky TTL Load Over the Rated Temperature Range
•Positive Logic Design
•Low Outputs on All Illegal Input Combinations
•Similar to CD4028B.
MAXIMUM RATINGS (Voltages Referenced to VSS) (Note 2.)
Symbol |
Parameter |
Value |
Unit |
|
|
|
|
VDD |
DC Supply Voltage Range |
± 0.5 to +18.0 |
V |
Vin, Vout |
Input or Output Voltage Range |
± 0.5 to VDD + 0.5 |
V |
|
(DC or Transient) |
|
|
|
|
|
|
Iin, Iout |
Input or Output Current |
± 10 |
mA |
|
(DC or Transient) per Pin |
|
|
|
|
|
|
PD |
Power Dissipation, |
500 |
mW |
|
per Package (Note 3.) |
|
|
|
|
|
|
TA |
Ambient Temperature Range |
± 55 to +125 |
°C |
Tstg |
Storage Temperature Range |
± 65 to +150 |
°C |
TL |
Lead Temperature |
260 |
°C |
|
(8±Second Soldering) |
|
|
|
|
|
|
2.Maximum Ratings are those values beyond which damage to the device may occur.
3.Temperature Derating:
Plastic ªP and D/DWº Packages: ± 7.0 mW/C From 65_C To 125_C
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high±impedance circuit. For proper operation, Vin and Vout should be constrained
to the range VSS v (Vin or Vout) v VDD.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.
http://onsemi.com
|
|
MARKING |
|
|
DIAGRAMS |
|
|
16 |
|
PDIP±16 |
MC14028BCP |
|
P SUFFIX |
|
|
AWLYYWW |
|
|
CASE 648 |
|
|
|
|
|
|
1 |
|
|
16 |
|
SOIC±16 |
14028B |
|
D SUFFIX |
|
|
AWLYWW |
|
|
CASE 751B |
|
|
|
|
|
|
1 |
|
|
16 |
|
SOEIAJ±16 |
MC14028B |
|
F SUFFIX |
|
|
AWLYWW |
|
|
CASE 966 |
|
|
|
|
|
|
1 |
A |
= Assembly Location |
|
WL or L = Wafer Lot |
|
|
YY or Y |
= Year |
|
WW or W = Work Week |
||
ORDERING INFORMATION |
||
Device |
Package |
Shipping |
MC14028BCP |
PDIP±16 |
2000/Box |
MC14028BD |
SOIC±16 |
2400/Box |
MC14028BDR2 |
SOIC±16 |
2500/Tape & Reel |
MC14028BF |
SOEIAJ±16 |
See Note 1. |
MC14028BFEL |
SOEIAJ±16 |
See Note 1. |
1.For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.
Semiconductor Components Industries, LLC, 2000 |
1 |
Publication Order Number: |
March, 2000 ± Rev. 3 |
|
MC14028B/D |
MC14028B
PIN ASSIGNMENT
Q4 |
|
1 |
16 |
VDD |
|
||||
|
||||
Q2 |
|
2 |
15 |
Q3 |
Q0 |
|
3 |
14 |
Q1 |
|
||||
Q7 |
|
4 |
13 |
B |
|
||||
Q9 |
|
5 |
12 |
C |
|
||||
Q5 |
|
6 |
11 |
D |
|
||||
Q6 |
|
7 |
10 |
A |
|
||||
VSS |
|
8 |
9 |
Q8 |
|
||||
|
TRUTH TABLE
D C |
B |
A |
Q9 Q8 Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 |
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
0 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
0 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
0 |
0 |
1 |
0 |
1 |
0 |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
1 |
0 |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
1 |
1 |
0 |
0 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1 |
0 |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
0 |
0 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
0 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
0 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
1 |
0 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
1 |
1 |
1 |
1 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
BLOCK DIAGRAM
|
|
10 |
A |
Q0 |
3 |
|
|
|
|
|
|
Q1 |
14 |
|
|
|
3±BIT |
|
|
Q2 |
2 |
OCTAL |
|
8421 |
BINARY |
13 |
B |
Q3 |
15 |
|
|
INPUTS |
|
|
Q4 |
1 |
DECODED |
DECIMAL |
|
BCD |
|
|
|||||
|
|
|
Q5 |
6 |
OUTPUTS |
DECODED |
|
INPUTS |
|
|
|
||||
|
|
|
|
OUTPUTS |
|||
|
|
12 |
C |
Q6 |
7 |
|
|
|
|
|
|
||||
|
|
|
|
Q7 |
4 |
|
|
|
|
|
|
Q8 |
9 |
|
|
|
|
11 |
D |
Q9 |
5 |
|
|
VDD = PIN 16
VSS = PIN 8
http://onsemi.com
2
MC14028B
ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)
|
|
|
VDD |
± 55_C |
|
25_C |
|
|
125_C |
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
Characteristic |
|
Symbol |
Vdc |
Min |
Max |
Min |
Typ (4.) |
Max |
Min |
Max |
Unit |
|
Output Voltage |
ª0º Level |
|
5.0 |
Ð |
0.05 |
Ð |
0 |
0.05 |
Ð |
0.05 |
Vdc |
|
Vin = VDD or 0 |
|
VOL |
10 |
Ð |
0.05 |
Ð |
0 |
0.05 |
Ð |
0.05 |
|
|
|
|
|
15 |
Ð |
0.05 |
Ð |
0 |
0.05 |
Ð |
0.05 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ª1º Level |
|
5.0 |
4.95 |
Ð |
4.95 |
5.0 |
|
Ð |
4.95 |
Ð |
Vdc |
Vin = 0 or VDD |
|
VOH |
10 |
9.95 |
Ð |
9.95 |
10 |
|
Ð |
9.95 |
Ð |
|
|
|
|
15 |
14.95 |
Ð |
14.95 |
15 |
|
Ð |
14.95 |
Ð |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Input Voltage |
ª0º Level |
|
|
|
|
|
|
|
|
|
|
Vdc |
(VO = 4.5 or 0.5 Vdc) |
|
VIL |
5.0 |
Ð |
1.5 |
Ð |
2.25 |
|
1.5 |
Ð |
1.5 |
|
(VO = 9.0 or 1.0 Vdc) |
|
10 |
Ð |
3.0 |
Ð |
4.50 |
|
3.0 |
Ð |
3.0 |
|
|
(VO = 13.5 or 1.5 Vdc) |
|
|
15 |
Ð |
4.0 |
Ð |
6.75 |
|
4.0 |
Ð |
4.0 |
|
|
ª1º Level |
|
|
|
|
|
|
|
|
|
|
Vdc |
(VO = 0.5 or 4.5 Vdc) |
|
VIH |
5.0 |
3.5 |
Ð |
3.5 |
2.75 |
|
Ð |
3.5 |
Ð |
|
(VO = 1.0 or 9.0 Vdc) |
|
10 |
7.0 |
Ð |
7.0 |
5.50 |
|
Ð |
7.0 |
Ð |
|
|
(VO = 1.5 or 13.5 Vdc) |
|
|
15 |
11 |
Ð |
11 |
8.25 |
|
Ð |
11 |
Ð |
|
Output Drive Current |
|
|
|
|
|
|
|
|
|
|
|
mAdc |
|
|
|
|
|
|
|
|
|
|
|
||
(VOH = 2.5 Vdc) |
Source |
|
5.0 |
± 3.0 |
Ð |
± 2.4 |
± 4.2 |
|
Ð |
± 1.7 |
Ð |
|
(VOH = 4.6 Vdc) |
|
IOH |
5.0 |
± 0.64 |
Ð |
± 0.51 |
± 0.88 |
|
Ð |
± 0.36 |
Ð |
|
(VOH = 9.5 Vdc) |
|
|
10 |
± 1.6 |
Ð |
± 1.3 |
± 2.25 |
|
Ð |
± 0.9 |
Ð |
|
(VOH = 13.5 Vdc) |
|
|
15 |
± 4.2 |
Ð |
± 3.4 |
± 8.8 |
|
Ð |
± 2.4 |
Ð |
|
(VOL = 0.4 Vdc) |
Sink |
|
5.0 |
0.64 |
Ð |
0.51 |
0.88 |
|
Ð |
0.36 |
Ð |
mAdc |
(VOL = 0.5 Vdc) |
|
IOL |
10 |
1.6 |
Ð |
1.3 |
2.25 |
|
Ð |
0.9 |
Ð |
|
(VOL = 1.5 Vdc) |
|
|
15 |
4.2 |
Ð |
3.4 |
8.8 |
|
Ð |
2.4 |
Ð |
|
Input Current |
|
Iin |
15 |
Ð |
± 0.1 |
Ð |
± 0.00001 |
± 0.1 |
Ð |
± 1.0 |
μAdc |
|
Input Capacitance |
|
Cin |
Ð |
Ð |
Ð |
Ð |
5.0 |
|
7.5 |
Ð |
Ð |
pF |
(Vin = 0) |
|
|
|
|
|
|
|
|
|
|
|
|
Quiescent Current |
|
IDD |
5.0 |
Ð |
5.0 |
Ð |
0.005 |
|
5.0 |
Ð |
150 |
μAdc |
(Per Package) |
|
|
10 |
Ð |
10 |
Ð |
0.010 |
|
10 |
Ð |
300 |
|
|
|
|
15 |
Ð |
20 |
Ð |
0.015 |
|
20 |
Ð |
600 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Total Supply Current (5.) (6.) |
I |
5.0 |
|
|
I = (0.3 μA/kHz) f + I |
DD |
|
|
μAdc |
|||
|
|
T |
|
|
|
T |
|
|
|
|
|
|
(Dynamic plus Quiescent, |
|
10 |
|
|
IT = (0.6 μA/kHz) f + IDD |
|
|
|
||||
Per Package) |
|
|
15 |
|
|
IT = (0.9 μA/kHz) f + IDD |
|
|
|
|||
(CL = 50 pF on all outputs, all |
|
|
|
|
|
|
|
|
|
|
|
|
buffers switching) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4.Data labelled ªTypº is not to be used for design purposes but is intended as an indication of the IC's potential performance.
5.The formulas given are for the typical characteristics only at 25_C.
6.To calculate total supply current at loads other than 50 pF:
IT(CL) = IT(50 pF) + (CL ± 50) Vfk
where: IT is in μA (per package), CL in pF, V = (VDD ± VSS) in volts, f in kHz is input frequency, and k = 0.001.
SWITCHING CHARACTERISTICS (7.) (CL = 50 pF, TA = 25_C)
Characteristic |
Symbol |
V |
Min |
Typ (8.) |
Max |
Unit |
|
|
DD |
|
|
|
|
Output Rise and Fall Time |
tTLH, |
|
|
|
|
ns |
tTLH, tTHL = (1.5 ns/pF) CL + 25 ns |
tTHL |
5.0 |
Ð |
100 |
200 |
|
tTLH, tTHL = (0.75 ns/pF) CL + 12.5 ns |
|
10 |
Ð |
50 |
100 |
|
tTLH, tTHL = (0.55 ns/pF) CL + 9.5 ns |
|
15 |
Ð |
40 |
80 |
|
Propagation Delay Time |
tPLH, |
|
|
|
|
ns |
tPLH, tPHL = (1.7 ns/pF) CL + 215 ns |
tPHL |
5.0 |
Ð |
300 |
600 |
|
tPLH, tPHL = (0.66 ns/pF) CL + 97 ns |
|
10 |
Ð |
130 |
260 |
|
tPLH, tPHL = (0.5 ns/pF) CL + 65 ns |
|
15 |
Ð |
90 |
180 |
|
7.The formulas given are for the typical characteristics only at 25_C.
8.Data labelled ªTypº is not to be used for design purposes but is intended as an indication of the IC's potential performance.
http://onsemi.com
3
Loading...