Fairchild Semiconductor 74ACT158SJX, 74ACT158SJ, 74ACT158SCX, 74ACT158SC, 74ACT158PC Datasheet

November 1988

Revised November 1999

74ACT158

Quad 2-Input Multiplexer

General Description

The ACT158 is a high-speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The ACT158 can also be used as a function generator.

Features

■ICC reduced by 50%

■Outputs source/sink 24 mA

■TTL-compatible inputs

Ordering Code:

Order Number	Package Number	Package Description
74ACT158SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body
74ACT158PC	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT158MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT158SJ	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Logic Symbols

Connection Diagram

IEE/IEC

Pin Descriptions

	Pin Names					Description
	I0a–I0d					Source 0 Data Inputs
	I1a–I1d					Source 1 Data Inputs
						Enable Input
	E
	S					Select Input
	Z	a–Z			d	Inverted Outputs

FACT is a trademark of Fairchild Semiconductor Corporation.

Multiplexer Input-2 Quad 74ACT158

© 1999 Fairchild Semiconductor Corporation

DS009930

www.fairchildsemi.com

74ACT158

Functional Description

The ACT158 quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input (E) is active-LOW. When E is HIGH, all of the outputs (Z) are forced HIGH regardless of all other inputs. The ACT158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

A common use of the ACT158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The ACT158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.

Logic Diagram

Truth Table

				Inputs			Outputs
E			S		I0	I1	Z
H			X		X	X	H
	L		L		L	X	H
	L		L		H	X		L
	L		H		X	L	H
	L		H		X	H		L

H =	HIGH Voltage Level
L =	LOW Voltage Level
X =	Immaterial

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

www.fairchildsemi.com

2

Absolute Maximum Ratings(Note 1)

Supply Voltage (VCC)		− 0.5V to + 7.0V
DC Input Diode Current (IIK)
VI =	− 0.5V	− 20 mA
VI =	VCC + 0.5V	+ 20 mA
DC Input Voltage (VI)		− 0.5V to VCC + 0.5V
DC Output Diode Current (IOK)
VO =	− 0.5V	− 20 mA
VO =	VCC + 0.5V	+ 20 mA
DC Output Voltage (VO)		− 0.5V to VCC + 0.5V
DC Output Source
or Sink Current (IO)		± 50 mA
DC VCC or Ground Current
per Output Pin (ICC or IGND)		± 50 mA
Storage Temperature (TSTG)		− 65° C to + 150° C
Junction Temperature (TJ)		140° C

Recommended Operating

Conditions

Supply Voltage (VCC)	4.5V to 5.5V
Input Voltage (VI)	0V to VCC
Output Voltage (VO)	0V to VCC
Operating Temperature (TA)	− 40° C to + 85° C
Minimum Input Edge Rate (∆ V/∆ t)
VIN from 0.8V to 2.0V
VCC @ 4.5V, 5.5V	125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variable. Fairchild does not recommend operation of FACT circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	VCC	TA = + 25° C			TA = − 40° C to + 85° C	Units				Conditions
		(V)	Typ		Guaranteed Limits
VIH	Minimum HIGH Level	4.5	1.5	2.0		2.0	V	VOUT =		0.1V
	Input Voltage	5.5	1.5	2.0		2.0		or VCC −			0.1V
VIL	Maximum LOW Level	4.5	1.5	0.8		0.8	V	VOUT =		0.1V
	Input Voltage	5.5	1.5	0.8		0.8		or VCC −			0.1V
VOH	Minimum HIGH Level	4.5	4.49	4.4		4.4	V	IOUT =		−	50 µ A
	Output Voltage	5.5	5.49	5.4		5.4
								VIN =	VIL or VIH
		4.5		3.86		3.76	V	IOH =	−	24 mA
		5.5		4.86		4.76		IOH =	− 24 mA (Note 2)
VOL	Maximum LOW Level	4.5	0.001	0.1		0.1	V	IOUT =		50 µ A
	Output Voltage	5.5	0.001	0.1		0.1
								VIN =	VIL or VIH
		4.5		0.36		0.44	V	IOL =	24 mA
		5.5		0.36		0.44		IOL =	24 mA (Note 2)
IIN	Maximum Input	5.5		± 0.1		± 1.0	µ A	VI =	VCC, GND
	Leakage Current
ICCT	Maximum	5.5	0.6			1.5	mA	VI =	VCC − 2.1V
	ICC/Input
IOLD	Minimum Dynamic	5.5				75	mA	VOLD =		1.65V Max
IOHD	Output Current (Note 3)	5.5				− 75	mA	VOHD =			3.85V Min
ICC	Maximum Quiescent	5.5		4.0		40.0	µ A	VIN =	VCC
	Supply Current							or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

74ACT158

3	www.fairchildsemi.com