November 1988
Revised February 2000
74AC163 • 74ACT163
Synchronous Presettable Binary Counter
General Description
The AC/ACT163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The AC/ACT163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.
Features
■ICC reduced by 50%
■Synchronous counting and loading
■High-speed synchronous expansion
■Typical count rate of 125 MHz
■Outputs source/sink 24 mA
■ACT163 has TTL-compatible inputs
Ordering Code:
Order Number |
Package Number |
Package Description |
|
|
|
74AC163SC |
M16A |
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body |
|
|
|
74AC163SJ |
M16D |
16-Lead Small Outline Package, (SOP), EIAJ TYPE II, 5.3mm Wide |
|
|
|
74AC163MTC |
MTC16 |
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
|
|
|
74AC163PC |
N16E |
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide |
|
|
|
74ACT163SC |
M16A |
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body |
|
|
|
74ACT163SJ |
M16D |
16-Lead Small Outline Package, (SOP), EIAJ TYPE II, 5.3mm Wide |
|
|
|
74ACT163MTC |
MTC16 |
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
|
|
|
74ACT163PC |
N16E |
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide |
|
|
|
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram |
Pin Descriptions |
|||||
|
|
|
|
|||
|
|
Pin Names |
Description |
|||
|
|
|
|
|
||
|
|
|
CEP |
Count Enable Parallel Input |
||
|
|
|
CET |
Count Enable Trickle Input |
||
|
|
|
CP |
Clock Pulse Input |
||
|
|
|
|
|
Synchronous Reset Input |
|
|
|
|
SR |
|
||
|
|
|
P0–P3 |
Parallel Data Inputs |
||
|
|
|
|
Parallel Enable Input |
||
|
|
|
PE |
|
||
|
|
|
Q0–Q3 |
Flip-Flop Outputs |
||
|
|
|
TC |
Terminal Count Output |
||
|
|
|
|
|
|
|
Counter Binary Presettable Synchronous 74ACT163 • 74AC163
© 2000 Fairchild Semiconductor Corporation |
DS009932 |
www.fairchildsemi.com |
74AC163 • 74ACT163
Logic Symbols
IEEE/IEC
Mode Select Table
SR |
PE |
CET |
CEP |
Action on the Rising |
|
|
|
|
Clock Edge ( ) |
|
|
|
|
|
L |
X |
X |
X |
Reset (Clear) |
H |
L |
X |
X Load (Pn → Qn) |
|
H |
H |
H |
H |
Count (Increment) |
H |
H |
L |
X |
No Change (Hold) |
H |
H |
X |
L |
No Change (Hold) |
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Functional Description
The AC/ACT163 counts in modulo-16 binary sequence. From state 15 (HHHH) it increments to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: synchronous reset, parallel load, count-up and hold. Four control inputs—Synchronous Reset (SR ), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET)—determine the mode of operation, as shown in the Mode Select Table. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next
rising edge of CP. With PE and SR HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.
The AC/ACT163 uses D-type edge-triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.
The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways.
Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters.
Logic Equations: Count Enable = CEP • CET • PE
TC = Q0 • Q1 • Q2 • Q3 • CET
www.fairchildsemi.com |
2 |
State Diagram
FIGURE 1.
FIGURE 2.
Block Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
74ACT163 • 74AC163
3 |
www.fairchildsemi.com |
74AC163 • 74ACT163
Absolute Maximum Ratings(Note 1)
Supply Voltage (VCC) |
−0.5V to +7.0V |
DC Input Diode Current (IIK) |
|
VI = −0.5V |
−20 mA |
VI = VCC + 0.5V |
+20 mA |
DC Input Voltage (VI) |
−0.5V to VCC + 0.5V |
DC Output Diode Current (IOK) |
|
VO = −0.5V |
−20 mA |
VO = VCC + 0.5V |
+20 mA |
DC Output Voltage (VO) |
−0.5V to VCC + 0.5V |
DC Output Source |
|
or Sink Current (IO) |
±50 mA |
DC VCC or Ground Current |
|
per Output Pin (ICC or IGND) |
±50 mA |
Storage Temperature (TSTG) |
−65°C to +150°C |
Junction Temperature (TJ) |
|
PDIP |
140°C |
Recommended Operating
Conditions
Supply Voltage (VCC) |
|
|
AC |
|
2.0V to 6.0V |
ACT |
|
4.5V to 5.5V |
Input Voltage (VI) |
|
0V to VCC |
Output Voltage (VO) |
|
0V to VCC |
Operating Temperature (TA) |
|
−40°C to +85°C |
Minimum Input Edge Rate ( |
V/ |
t) |
AC Devices |
|
|
VIN from 30% to 70% of VCC |
|
|
VCC @ 3.3V, 4.5V, 5.5V |
|
125 mV/ns |
Minimum Input Edge Rate ( |
V/ |
t) |
ACT Devices |
|
|
VIN from 0.8V to 2.0V |
|
|
VCC @ 4.5V, 5.5V |
|
125 mV/ns |
Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specifications.
DC Electrical Characteristics for AC
Symbol |
Parameter |
|
VCC |
TA = +25°C |
TA = −40°C to +85°C |
Units |
Conditions |
|
|
|
|
(V) |
Typ |
Guaranteed Limits |
|
|
|
|
|
|
|
|
|
|
|
|
VIH |
Minimum HIGH Level |
3.0 |
1.5 |
2.1 |
2.1 |
|
VOUT = 0.1V |
|
|
Input Voltage |
4.5 |
2.25 |
3.15 |
3.15 |
V |
or VCC − 0.1V |
|
|
|
|
5.5 |
2.75 |
3.85 |
3.85 |
|
|
|
|
|
|
|
|
|
|
|
VIL |
Maximum LOW Level |
3.0 |
1.5 |
0.9 |
0.9 |
|
VOUT = 0.1V |
|
|
Input Voltage |
4.5 |
2.25 |
1.35 |
1.35 |
V |
or VCC − 0.1V |
|
|
|
|
5.5 |
2.75 |
1.65 |
1.65 |
|
|
|
|
|
|
|
|
|
|
|
VOH |
Minimum HIGH Level |
3.0 |
2.99 |
2.9 |
2.9 |
|
|
|
|
Output Voltage |
4.5 |
4.49 |
4.4 |
4.4 |
V |
IOUT = −50 μA |
|
|
|
|
5.5 |
5.49 |
5.4 |
5.4 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VIN = VIL or VIH |
|
|
|
3.0 |
|
2.56 |
2.46 |
|
IOH = −12 mA |
|
|
|
4.5 |
|
3.86 |
3.76 |
V |
IOH = −24 mA |
|
|
|
5.5 |
|
4.86 |
4.76 |
|
IOH = −24 mA (Note 2) |
VOL |
Maximum LOW Level |
3.0 |
0.002 |
0.1 |
0.1 |
|
|
|
|
Output Voltage |
4.5 |
0.001 |
0.1 |
0.1 |
V |
IOUT = 50 μA |
|
|
|
|
5.5 |
0.001 |
0.1 |
0.1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VIN = VILor VIH |
|
|
|
3.0 |
|
0.36 |
0.44 |
|
IOL = 12 mA |
|
|
|
4.5 |
|
0.36 |
0.44 |
V |
IOL = 24 mA |
|
|
|
5.5 |
|
0.36 |
0.44 |
|
IOL = 24 mA (Note 2) |
IIN (Note 4) |
Maximum Input Leakage Current |
5.5 |
|
± 0.1 |
± 1.0 |
μA |
VI = VCC, GND |
|
IOLD |
Minimum Dynamic |
|
5.5 |
|
|
75 |
mA |
VOLD = 1.65V Max |
IOHD |
Output Current (Note 3) |
5.5 |
|
|
−75 |
mA |
VOHD = 3.85V Min |
|
ICC |
Maximum Quiescent |
5.5 |
|
4.0 |
40.0 |
μA |
VIN = VCC |
|
(Note 4) |
Supply Current |
|
|
|
|
|
or GND |
|
|
|
|
|
|
|
|
|
|
Note 2: All outputs loaded; thresholds on input associated with output under test.
Note 3: Maximum test duration 2.0 ms, one output loaded at a time.
Note 4: IIN and ICC @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V VCC.
www.fairchildsemi.com |
4 |