74AC299SJX
Fairchild Semiconductor 74AC299SJX, 74AC299SJ, 74AC299SCX, 74AC299SC, 74AC299PC Datasheet
...
© 1999 Fairchild Semiconductor Corporation DS009893 www.fairchildsemi.com
July 1988
Revised November 1999
74AC299 • 74ACT299 8-Input Universal Shift/Storage Register
74AC299 • 74ACT299
8-Input Universal Shift/Storage Register
with Common Parallel I/O Pins
General Description
The AC/ACT299 is a n 8-bit universa l shift/storag e register
with 3-STATE outputs. Four modes of operation a re possi-
ble: hold (store), shift left, shift right and load data. The par-
allel load inputs and flip-flop outputs are multiplexed to
reduce the total num ber of package pins. Additiona l out-
puts are provided for flip-flops Q
0
, Q
7
to allow easy serial
cascading. A separate active LOW Master Reset is used to
reset the register.
Features
■ I
CC
and I
OZ
reduced by 5 0%
■ Common parallel I/O for reduced pin count
■ Additional serial inputs and outputs for expansion
■ Four operating modes: shift left, shift right, load
and store
■ 3-STATE outputs for bus-oriented applications
■ Outputs source/sink 24 mA
■ ACT299 has TTL-compatible inputs
Ordering Code:
Device also available in Tape and Reel. Specify by appending su ffix le tter “X” to the ordering code.
Connection Diagram Pin Descriptions
FACT is a trademark of Fairchild Semiconductor Corporation.
Order Number Package Number Package Description
74AC299SC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
74AC299SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC299MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC299PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
74ACT299SC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
74ACT299MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT299PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Pin Names Description
CP Clock Pulse Input
DS
0
Serial Data Input for Right Shift
DS
7
Serial Data Input for Left Shift
S
0
, S
1
Mode Select Inputs
MR
Asynchronous Master Reset
OE
1
, OE
2
3-STATE Output Enable Inputs
I/O
0
–I/O
7
Parallel Data Inputs or
3-STATE Parallel Outputs
Q
0
, Q
7
Serial Outputs
www.fairchildsemi.com 2
74AC299 • 74ACT299
Logic Symbols
IEEE/IEC
Tr uth Table
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
= LOW-to-HIGH Transition
Functional Description
The AC/ACT299 contains eig ht edge-trigge red D-type flip-
flops and the interstage lo gic necessary to perform syn-
chronous shift left, shift right, para llel lo ad an d hold opera-
tions. The type of operation is determined by S
0
and S
1
, as
shown in the Truth Table. All flip-flop outputs are br ought
out through 3-STATE buffers to separate I/O pins that also
serve as data inputs in th e parallel load mode. Q
0
and Q
7
are also brought out on other pin s for expansion in serial
shifting of longer words.
A LOW signal on MR
overrides the Select and CP inputs
and resets the flip-flops. All othe r state changes are initi-
ated by the rising edge o f the clock. Inputs can change
when the clock is in either stat e provide d onl y that the r ec-
ommended setup and hold times, relative to the rising edge
of CP, are observed.
A HIGH signal on either OE
1
or OE
2
disables the 3-STATE
buffers and puts the I /O pins in the h igh impedance state.
In this condition the shift, hold, load a nd reset operations
can still occur. The 3-STATE buffers are also disabled by
HIGH signals on both S
0
and S
1
in preparation for a par al-
lel load operation.
Inputs Response
MR S
1
S
0
CP
L X X X Asynchronous Reset; Q
0
–Q
7
= LOW
HHH
Parallel Load; I/O
n
→ Q
n
HLH
Shift Right; DS
0
→ Q
0
, Q
0
→ Q
1
, etc.
HHL
Shift Left, DS
7
→ Q
7
, Q
7
→ Q
6
, etc.
H L L X Hold
3 www.fairchildsemi.com
74AC299 • 74ACT299
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com 4
74AC299 • 74ACT299
Absolute Maximum Ratings(Note 1) Recommended Operating
Conditions
Note 1: Absolute maximum ratings are those values beyond which damage
to the device may occur. Obviously the databook specifications should be
met, without exception, to ensure that the system design is reliable over its
power supply, temperature, an d output/input loading variables. Fairc hild
does not recommend operation of FACT circuits outside databook specifi-
cations.
DC Electrical Characteristics for AC
Supply Voltage (V
CC
) −0.5V to +7.0V
DC Input Diode Current (I
IK
)
V
I
= −0.5V −20 mA
V
I
= V
CC
+0.5V +20 mA
DC Input Voltage (V
I
) −0.5V to V
CC
+0.5V
DC Output Diode Current (I
OK
)
V
O
= −0.5V −20 mA
V
O
= V
CC
+0.5V +20 mA
DC Output Voltage (V
O
) −0.5V to V
CC
+0.5V
DC Output Source or Sink Current (I
O
) ± 50 mA
DC V
CC
or Ground Current
Per Output Pin (I
CC
or I
GND
) ± 50 mA
Storage Temperature (T
STG
) −65°C to +150°C
Junction Temperature (T
J
)
(PDIP) 140°C
Supply Voltage (V
CC
)
(Unless Otherwise Specified)
AC 2.0V to 6.0V
ACT 4.5V to 5.0V
Input Voltage (V
I
) 0V to V
CC
Output Voltage (V
O
) 0V to V
CC
Operating Temperature (T
A
) −40°C to +85°C
Minimum Input Edge Rate (∆V/∆t)
AC Devices
V
IN
from 30% to 70% of V
CC
V
CC
@ 3.3V, 4.5V, 5.5V 125 mV/ns
Minimum Input Edge Rate (∆V/∆t)
ACT Devices
V
IN
from 0.8V to 2.0V
V
CC
@ 4.5V, 5.5V 125 mV/ns
Symbol Parameter
V
CC
T
A
= 25°CT
A
= −40°C to +85°C
Units Conditions
(V) Typ Guaranteed Limits
V
IH
Minimum HIGH Level 3.0 1.5 2.1 2.1 V
OUT
= 0.1V
Input Voltage 4.5 2.25 3.15 3.15 V or V
CC
− 0.1V
5.5 2.75 3.85 3.85
V
IL
Maximum LOW Level 3.0 1.5 0.9 0.9 V
OUT
= 0.1V
Input Voltage 4.5 2.25 1.35 1.35 V or V
CC
− 0.1V
5.5 2.75 1.65 1.65
V
OH
Minimum HIGH Level 3.0 2.99 2.9 2.9
Output Voltage 4.5 4.49 4.4 4.4 V I
OUT
= −50 µA
5.5 5.49 5.4 5.4
V
IN
= V
IL
or V
IH
3.0 2.56 2.46 V I
OH
= −12 mA
4.5 3.86 3.76 I
OH
= −24 mA
5.5 4.86 4.76 I
OH
= −24 mA (Note 2)
V
OL
Maximum LOW Level 3.0 0.002 0.1 0.1
Output Voltage 4.5 0.001 0.1 0.1 V I
OUT
= 50 µA
5.5 0.001 0.1 0.1
V
IN
= V
IL
or V
IH
3.0 0.36 0.44 I
OH
= 12 mA
4.5 0.36 0.44 V I
OH
= 24 mA
5.5 0.36 0.44 I
OH
= 24 mA (Note 2)
I
IN
Maximum Input
5.5 ± 0.1 ± 1.0 µA
V
I
= V
CC
, GND
(Note 4) Leakage Current
I
OLD
Minimum Dynamic 5.5 86 mA V
OLD
= 1.65V Max
I
OHD
Output Current (Note 3) −75 mA V
OHD
= 3.85V Min
I
CC
(Note 4) Maximum Quiescent
5.5 4.0 40.0 µAV
IN
= V
CC
or GND
Supply Current
Loading...