Texas Instruments SN54AS576J, SN54ALS576BJ, SN74ALS576BDW, SN74ALS576BDWR, SN74ALS576BN Datasheet
...
SN54ALS576B, SN54AS576 SN74ALS576B, SN74ALS577A, SN74AS576 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SDAS065B ± DECEMBER 1982 ± REVISED JANUARY 1995
• 3-State Buffer-Type Inverting Outputs Drive |
SN54ALS576B, SN54AS576 . . . J OR W PACKAGE |
||||||||
Bus Lines Directly |
SN74ALS576B, SN74AS576 . . . DW OR N PACKAGE |
||||||||
• Bus-Structured Pinout |
|
|
|
(TOP VIEW) |
|
|
|
||
|
|
|
|
|
|
|
|
|
|
• Buffered Control Inputs |
|
|
|
|
|
|
VCC |
||
|
OE |
|
1 |
20 |
|
||||
• SN74ALS577A Has Synchronous Clear |
|
1D |
2 |
19 |
|
1Q |
|||
|
|
||||||||
• Package Options Include Plastic |
|
2D |
|
|
|
|
|
|
|
|
3 |
18 |
|
2Q |
|
||||
|
|
|
|
|
|
|
|
|
|
|
3D |
|
|
|
3Q |
||||
Small-Outline (DW) Packages, Ceramic |
|
4 |
17 |
|
|||||
|
4D |
|
|
|
|
|
|
||
Chip Carriers (FK), Standard Plastic (N, NT) |
|
5 |
16 |
|
4Q |
|
|||
|
5D |
|
|
|
|
|
|
||
and Ceramic (J) 300-mil DIPs, and Ceramic |
|
6 |
15 |
|
5Q |
|
|||
|
|
6D |
|
|
|
|
|
|
|
Flat (W) Packages |
|
7 |
14 |
|
6Q |
|
|||
|
|
7D |
|
|
|
|
|
|
|
description |
|
8 |
13 |
|
7Q |
|
|||
|
8D |
|
|
|
|
|
|
||
|
9 |
12 |
|
8Q |
|
||||
These octal D-type edge-triggered flip-flops |
GND |
10 |
|
11 |
CLK |
|
|||
|
|
|
|
|
|
|
|||
feature 3-state outputs designed specifically for |
SN54ALS576B, SN54AS576 . . . FK PACKAGE |
||||||||
bus driving. They |
are particularly suitable for |
||||||||
implementing buffer registers, I/O ports, |
|
|
(TOP VIEW) |
|
|||||
|
|
|
|
|
|
|
|||
bidirectional bus drivers, and working registers. |
|
2D |
1D |
OE |
CC |
1Q |
|
||
|
|
|
|
|
|||||
These flip-flops enter data on the low-to-high |
|
V |
|
||||||
|
|
|
|
|
|
|
|||
transition of the clock (CLK) input. |
|
3D |
3 |
2 |
1 |
20 19 |
2Q |
||
|
|
|
|||||||
The output-enable |
(OE) input does not |
affect |
4 |
|
|
|
18 |
||
4D |
5 |
|
|
|
17 |
3Q |
|||
internal operations of the flip-flops. Old data can |
|
|
|
||||||
5D |
6 |
|
|
|
16 |
4Q |
|||
be retained or new data can be entered while the |
|
|
|
||||||
6D |
7 |
|
|
|
15 |
5Q |
|||
outputs are disabled. |
|
|
|
|
|||||
|
7D |
8 |
|
|
|
14 |
6Q |
||
|
|
|
|
|
|
||||
The SN54ALS576B and SN54AS576 are |
|
9 |
10 11 12 13 |
|
|||||
|
|
|
|
|
|
|
|||
characterized for operation over the full military |
|
8D |
GND |
CLK |
8Q |
7Q |
|
||
temperature range of ±55°C to 125°C. The |
|
|
|||||||
SN74ALS576B, |
SN74ALS577A, |
and |
SN74ALS577A . . . DW OR NT PACKAGE |
||||||
SN74AS576 are characterized for operation from |
|||||||||
0°C to 70°C. |
|
|
|
(TOP VIEW) |
|
||||
CLR |
|
1 |
24 |
VCC |
||
|
||||||
|
||||||
OE |
|
2 |
23 |
NC |
||
1D |
|
|
|
|
|
|
|
3 |
22 |
1Q |
|
||
2D |
|
|
|
|
|
|
|
4 |
21 |
2Q |
|
||
3D |
|
|
|
|
|
|
|
5 |
20 |
3Q |
|
||
4D |
|
|
|
|
|
|
|
6 |
19 |
4Q |
|
||
5D |
|
|
|
|
|
|
|
7 |
18 |
5Q |
|
||
6D |
|
|
|
|
|
|
|
8 |
17 |
6Q |
|
||
7D |
|
|
|
|
|
|
|
9 |
16 |
7Q |
|
||
8D |
|
|
|
|
|
|
|
10 |
15 |
8Q |
|
||
NC |
|
11 |
14 |
CLK |
||
|
||||||
GND |
|
12 |
13 |
NC |
||
|
||||||
|
|
|
|
|
|
|
NC ± No internal connection
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright 1995, Texas Instruments Incorporated
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265 |
1 |
SN54ALS576B, SN54AS576 SN74ALS576B, SN74ALS577A, SN74AS576
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SDAS065B ± DECEMBER 1982 ± REVISED JANUARY 1995
|
|
|
|
|
|
|
Function Tables |
||||||||||||
|
|
|
|
|
|
|
′ALS576B, ′AS576 |
||||||||||||
|
|
|
|
|
|
|
|
|
(each flip-flop) |
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
INPUTS |
|
|
OUTPUT |
|
|
|||||||
|
|
|
|
|
|
|
CLK |
D |
|
|
|
Q |
|
|
|||||
|
|
|
|
|
OE |
|
|
|
|
||||||||||
|
|
|
|
|
L |
|
|
|
↑ |
H |
|
|
|
L |
|
|
|||
|
|
|
|
|
L |
|
|
|
↑ |
L |
|
|
|
H |
|
|
|||
|
|
|
|
|
L |
|
|
|
L |
X |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Q |
0 |
|
|
|
|
|||
|
|
|
|
|
H |
|
|
|
X |
X |
|
|
|
Z |
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SN74ALS577A |
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
(each flip-flop) |
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
INPUTS |
|
|
|
|
OUTPUT |
|
||||||
|
|
|
|
|
|
|
|
|
CLK |
D |
|
|
|
|
Q |
|
|||
|
|
OE |
|
|
CLR |
|
|
|
|
|
|||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
L |
|
L |
↑ |
X |
|
|
|
|
H |
|
|||||||
|
|
L |
|
H |
↑ |
H |
|
|
|
|
L |
|
|||||||
|
|
L |
|
H |
↑ |
L |
|
|
|
|
H |
|
|||||||
|
|
L |
|
H |
L |
X |
|
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
Q |
0 |
|
||||||||||
|
|
H |
|
X |
X |
X |
|
|
|
|
Z |
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
logic symbols² |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
′ALS576B, ′AS576 |
|
|
|
|
|
|
|
|
|
|
|
|
|
SN74ALS577A |
|||||
1 |
EN |
|
2 |
EN |
|
OE |
|
OE |
|
||
11 |
C1 |
|
14 |
C1 |
|
CLK |
|
CLK |
|
||
2 |
|
19 |
1 |
1R |
|
1D |
CLR |
|
|||
1D |
1Q |
|
|
|
|
3 |
|
18 |
3 |
|
22 |
2D |
|
2Q |
|
||
|
1D |
1D |
1Q |
||
4 |
|
17 |
|||
|
4 |
|
21 |
||
3D |
|
3Q |
|
||
|
2D |
|
2Q |
||
5 |
|
16 |
|
||
|
5 |
|
20 |
||
4D |
|
4Q |
|
||
6 |
|
15 |
3D |
|
3Q |
|
6 |
|
19 |
||
5D |
|
5Q |
|
||
|
4D |
|
4Q |
||
7 |
|
14 |
|
||
|
7 |
|
18 |
||
6D |
|
6Q |
|
||
|
5D |
|
5Q |
||
8 |
|
13 |
|
||
|
8 |
|
17 |
||
7D |
|
7Q |
|
||
|
6D |
|
6Q |
||
9 |
|
12 |
|
||
|
9 |
|
16 |
||
8D |
|
8Q |
|
||
|
7D |
|
7Q |
||
|
|
|
|
||
|
|
|
10 |
|
15 |
² These symbols are in accordance with ANSI/IEEE Std 91-1984 and |
8D |
|
8Q |
||
|
|
|
|||
IEC Publication 617-12. |
|
|
|
|
|
Pin numbers shown for the ′ALS576B and ′AS576 are for the DW, |
Pin numbers shown for the SN74ALS577A are for the DW and NT |
||||
J, N, and W packages. |
|
|
packages. |
|
|
2 |
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265 |
SN54ALS576B, SN54AS576 SN74ALS576B, SN74ALS577A, SN74AS576 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
|
|
|
|
SDAS065B ± DECEMBER 1982 ± REVISED JANUARY 1995 |
|
logic diagrams (positive logic) |
|
|
|
|
|
|
′ALS576B, ′AS576 |
|
|
SN74ALS577A |
|
OE |
1 |
|
2 |
|
|
|
|
OE |
|
|
|
CLK |
11 |
|
14 |
|
|
|
|
CLK |
|
|
|
|
|
|
1 |
|
|
|
C1 |
19 |
CLR |
|
|
|
1Q |
|
|
||
|
2 |
|
|
||
|
|
|
|
||
1D |
|
|
|
|
|
1D |
|
|
|
|
|
|
|
|
|
C1 |
22 |
|
|
|
3 |
1D |
1Q |
|
|
|
|
||
|
|
|
1D |
|
|
|
To Seven Other Channels |
|
|
|
|
Pin numbers shown are for the DW, J, N, and W packages.
To Seven Other Channels
Pin numbers shown are for the DW and NT packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)²
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . . . . . 7 |
V |
Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . . . . 7 |
V |
Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . . 5.5 |
V |
Operating free-air temperature range, TA: SN54ALS576B . . . . . . . . . . . . . . . . . . . . . . . . . . . |
±55°C to 125°C |
|
SN74ALS576B, SN74ALS577A . . . . . . . . . . . . . . . |
. . 0°C to 70°C |
|
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
±65°C to 150°C |
|
²Stresses beyond those listed under ªabsolute maximum ratingsº may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under ªrecommended operating conditionsº is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
|
|
|
|
|
|
SN54ALS576B |
SN74ALS576B |
|
|
||||
|
|
|
|
|
|
SN74ALS577A |
UNIT |
|
|||||
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
MIN |
NOM |
MAX |
MIN |
NOM |
MAX |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VCC |
Supply voltage |
4.5 |
5 |
5.5 |
4.5 |
5 |
5.5 |
V |
|
|||
|
VIH |
High-level input voltage |
2 |
|
|
2 |
|
|
V |
|
|||
|
VIL |
Low-level input voltage |
|
|
0.7 |
|
|
0.8 |
V |
|
|||
|
IOH |
High-level output current |
|
|
± 1 |
|
|
± 2.6 |
mA |
|
|||
|
IOL |
Low-level output current |
|
|
12 |
|
|
24 |
mA |
|
|||
|
fclock |
Clock frequency |
′ALS576B |
0 |
|
22 |
0 |
|
30 |
MHz |
|
||
|
|
|
|
|
|
|
|
|
|
|
|||
|
SN74ALS577A |
|
|
|
0 |
|
30 |
|
|||||
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tw |
Pulse duration |
′ALS576B, CLK high or low |
25 |
|
|
16.5 |
|
|
ns |
|
||
|
SN74ALS577A, CLK high or low |
|
|
|
16.5 |
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tsu |
Setup time before CLK↑ |
Data |
15 |
|
|
15 |
|
|
ns |
|
||
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|||
|
SN74ALS577A CLR |
|
|
|
15 |
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
||
|
th |
Hold time after CLK↑ |
Data |
4 |
|
|
0 |
|
|
ns |
|
||
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|||
|
SN74ALS577A CLR |
|
|
|
0 |
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
TA |
Operating free-air temperature |
± 55 |
|
125 |
0 |
|
70 |
°C |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265 |
3 |
Loading...