Philips PCD3755AH, PCD3755AP, PCD3755AT, PCD3755FP, PCD3755EH Datasheet

...
0 (0)

INTEGRATED CIRCUITS

DATA SHEET

PCD3755A; PCD3755E; PCD3755F

8-bit microcontrollers with DTMF generator, 8 kbytes OTP and 128 bytes EEPROM

Product specification

1997 Apr 16

Supersedes data of 1996 Dec 18

File under Integrated Circuits, IC03

Philips Semiconductors

Product specification

 

 

8-bit microcontrollers with DTMF generator,

PCD3755A; PCD3755E;

8 kbytes OTP and 128 bytes EEPROM

PCD3755F

 

 

 

 

CONTENTS

1FEATURES

2GENERAL DESCRIPTION

3ORDERING INFORMATION

4BLOCK DIAGRAM

5PINNING INFORMATION

5.1Pinning

5.2Pin description

6

FREQUENCY GENERATOR

6.1Frequency generator derivative registers

6.2Melody output (P1.7/MDY)

6.3Frequency registers

6.4DTMF frequencies

6.5Modem frequencies

6.6Musical scale frequencies

7

EEPROM AND TIMER 2 ORGANIZATION

7.1EEPROM registers

7.2EEPROM latches

7.3EEPROM flags

7.4EEPROM macros

7.5EEPROM access

7.6Timer 2

8DERIVATIVE INTERRUPTS

9TIMING

10RESET

11IDLE MODE

12STOP MODE

13INSTRUCTION SET RESTRICTIONS

14OVERVIEW OF PORT AND POWER-ON-RESET CONFIGURATION

15OTP PROGRAMMING

16SUMMARY OF DERIVATIVE REGISTERS

17HANDLING

18LIMITING VALUES

19DC CHARACTERISTICS

20AC CHARACTERISTICS

21PACKAGE OUTLINES

22SOLDERING

22.1Reflow soldering

22.2Wave soldering

22.3DIP

22.4Repairing soldered joints

23DEFINITIONS

24LIFE SUPPORT APPLICATIONS

1997 Apr 16

2

Philips Semiconductors

Product specification

 

 

8-bit microcontrollers with DTMF generator,

PCD3755A; PCD3755E;

8 kbytes OTP and 128 bytes EEPROM

PCD3755F

 

 

1 FEATURES

8-bit CPU, ROM, RAM, EEPROM and I/O; in a single 28-lead or 32-lead package

8 kbytes user-programmable ROM (One-Time Programmable)

128 bytes RAM

128 bytes Electrically Erasable Programmable Read-Only Memory (EEPROM)

Over 100 instructions (based on MAB8048) all of 1 or 2 cycles

20 quasi-bidirectional I/O port lines

8-bit programmable Timer/event counter 1

8-bit reloadable Timer 2

Three single-level vectored interrupts:

external

8-bit programmable Timer/event counter 1

derivative; triggered by reloadable Timer 2

Two test inputs, one of which also serves as the external interrupt input

DTMF, modem, musical tone generator

Reference for supply and temperature-independent tone output

Filtering for low output distortion (CEPT compatible)

Melody output for ringer application

Power-on-reset

Stop and Idle modes

Supply voltage: 1.8 to 6 V (DTMF tone output and EEPROM erase/write from 2.5 V)

Clock frequency: 1 to 16 MHz (3.58 MHz for DTMF suggested)

Operating temperature: 25 to +70 °C

Manufactured in silicon gate CMOS process.

3 ORDERING INFORMATION (see note 1)

2 GENERAL DESCRIPTION

This data sheet details the specific properties of the PCD3755A, PCD3755E and PCD3755F. The devices differ in their Port and Power-on-reset configurations. References to ‘PCD3755x’ apply to all three types. The devices are members of the PCD33xxA family of microcontrollers.

The shared properties of the family are described in the “PCD33xxA family” data sheet, which should be read in conjunction with this publication.

The PCD3755A, PCD3755E and PCD3755F are One-Time Programmable (OTP) microcontrollers designed primarily for telephony applications.They include an on-chip generator for dual tone multifrequency (DTMF), modem and musical tones. In addition to dialling, generated frequencies can be made available as square waves (P1.7/MDY) for melody generation, providing ringer operation.

The PCD3755A, PCD3755E and PCD3755F also incorporate 128 bytes of EEPROM. The EEPROM can be used for storing telephone numbers, particularly for implementing redial functions.

The Power-on-reset circuitry is extra accurate to accommodate parallel telephones and fax equipment.

The instruction set is similar to that of the MAB8048 and is a sub-set of that listed in the “PCD33xxA family” data sheet.

TYPE NUMBER

 

PACKAGE

 

 

 

 

NAME

DESCRIPTION

VERSION

 

 

 

 

 

PCD3755xP

DIP28

plastic dual in-line package; 28 leads (600 mil)

SOT117-1

 

 

 

 

PCD3755xT

SO28

plastic small outline package; 28 leads; body width 7.5 mm

SOT136-1

 

 

 

 

PCD3755xH

LQFP32

plastic low profile quad flat package; 32 leads; body 7 × 7 × 1.4 mm

SOT358-1

 

 

 

 

Note

1.Please refer to the Order Entry Form (OEF) for this device for the full type number to use when ordering. This type number will also specify the required program and the ROM mask options.

1997 Apr 16

3

Philips PCD3755AH, PCD3755AP, PCD3755AT, PCD3755FP, PCD3755EH Datasheet

_

16 Apr 1997

 

P2.0 to P2.3

 

TONE

 

 

 

P1.0 to P1.6

 

 

 

 

 

P0.0 to P0.7

 

 

 

 

 

P1.7/MDY

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

4

 

 

 

 

 

 

 

 

 

7

 

RESIDENT

 

 

 

8

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PORT 2

 

 

 

 

 

 

 

 

 

PORT 1

 

OTP-ROM

 

 

 

 

 

PORT 0

 

 

BUFFER

 

 

FILTER

 

 

 

BUFFER

 

8 kbytes

 

 

 

 

 

BUFFER

PORT 2

 

 

 

 

 

 

 

 

PORT 1

 

 

 

 

 

 

 

PORT 0

 

FLIP-FLOP

 

 

 

 

 

 

 

 

FLIP-FLOP

 

 

 

DECODE

 

 

 

FLIP-FLOP

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SINE WAVE

 

 

INTERNAL

MEMORY

 

 

 

 

 

 

 

 

 

GENERATOR

 

 

CLOCK

 

 

 

 

 

 

 

 

 

 

 

BANK

 

 

 

 

 

 

 

 

 

 

 

 

 

 

FREQ.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

FLIP-FLOPS

 

 

 

 

 

 

 

 

 

 

 

 

 

 

30

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MELODY

 

32

TIMER/

HIGHER

LOWER

PROGRAM

 

 

 

 

 

HGF

 

LGF

 

 

 

 

 

 

 

 

 

 

EVENT

PROGRAM

PROGRAM

STATUS

 

 

 

 

 

 

CONTROL

 

 

 

 

 

 

 

REGISTER

 

REGISTER

 

T1

COUNTER

COUNTER

COUNTER

WORD

 

 

 

 

 

 

REGISTER

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

4

 

8

 

8

8

8

PCD3755x

8

5

8

8

8

8

8

8

8

8

8

 

8

8

8

8

8

8

 

8

 

8

 

 

 

 

 

4

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

TIMER 2

TIMER 2

EEPROM

EEPROM

EEPROM

 

INTERRUPT

ACCUMULATOR

TEMPORARY

TEMPORARY

 

 

 

 

MULTIPLEXER

RELOAD

CONTROL

ADDRESS

DATA

 

 

 

 

 

 

REGISTER

 

LOGIC

REGISTER 2

REGISTER 1

 

 

 

 

 

REGISTER 0

REGISTER

REGISTER

REGISTER

TRANSFER

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

REGISTER 1

 

 

 

 

 

 

 

 

 

 

 

 

 

RAM

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

REGISTER 2

 

 

 

 

 

 

 

timer interrupt

 

 

 

 

 

ADDRESS

 

 

 

 

 

derivative

 

 

 

 

 

 

REGISTER

REGISTER 3

 

 

 

 

 

 

 

 

 

INSTRUCTION

 

 

REGISTER 4

 

 

 

 

 

 

interrupt

 

 

ARITHMETIC

 

 

 

 

 

 

 

 

 

 

REGISTER

 

 

 

REGISTER 5

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

AND

 

 

D

REGISTER 6

 

 

 

 

 

 

 

 

 

 

 

DECODER

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

E

REGISTER 7

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

C

 

 

 

EEPROM

 

 

 

 

 

 

 

 

 

 

8 LEVEL STACK

 

 

 

 

 

 

 

 

 

 

 

 

 

O

 

 

 

128 bytes

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

(VARIABLE LENGTH)

 

 

 

 

 

 

 

 

 

 

 

 

T 1

D

POWER-ON-RESET

VPOR

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

LOGIC UNIT

 

 

OPTIONAL SECOND

 

 

 

 

 

 

 

 

 

 

E

 

 

 

 

 

 

 

 

 

 

 

 

CONDITIONAL

CE/T0

 

REGISTER BANK

 

 

 

 

 

 

 

external interrupt

 

 

 

 

TIMER

 

 

 

 

 

 

 

 

 

 

DECIMAL

 

 

 

 

RESET

 

 

 

 

 

 

 

 

 

BRANCH

FLAG

 

 

 

 

 

 

 

 

 

 

 

ADJUST

 

 

DATA STORE

 

 

 

 

 

 

 

 

 

 

 

 

CARRY

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

LOGIC

 

 

STOP

 

 

 

 

 

 

CONTROL AND TIMING

 

 

 

 

 

 

 

 

 

ACC

 

 

IDLE

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ACC BIT

 

RESIDENT RAM ARRAY

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CE/T0

 

RESET

XTAL1

XTAL2

 

 

 

 

 

 

 

TEST

 

128 bytes

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MBG639

 

INTERRUPT

INITIALIZE

OSCILLATOR

 

 

 

 

 

 

 

 

 

 

Fig.1 Block diagram.

DIAGRAM BLOCK 4

generator, DTMF with microcontrollers bit-8 EEPROM bytes 128 and OTP kbytes 8

PCD3755F

PCD3755E; PCD3755A;

Semiconductors Philips

specification Product

Philips Semiconductors

Product specification

 

 

8-bit microcontrollers with DTMF generator,

PCD3755A; PCD3755E;

8 kbytes OTP and 128 bytes EEPROM

PCD3755F

 

 

5 PINNING INFORMATION

5.1Pinning

P0.1

1

 

 

P0.0

 

28

 

 

 

2

 

 

 

P0.2

 

27

P2.3

P0.3

3

 

 

P2.2

 

26

 

 

 

4

 

 

 

P0.4

 

25

P2.1

 

 

 

5

 

 

VDD

P0.5

 

24

 

 

 

6

 

 

 

P0.6

 

23

TONE

 

 

 

7

 

 

VSS

P0.7

PCD3755xP

22

 

 

 

 

 

 

 

 

 

8

PCD3755xT

 

 

T1

21

P2.0

 

 

 

9

 

 

 

XTAL1

 

20

P1.7/MDY

 

 

 

10

 

 

 

XTAL2

 

19

P1.6

 

 

 

11

 

 

 

RESET

 

18

P1.5

 

 

 

12

 

 

 

CE/T0

 

 

17

P1.4

 

 

 

13

 

 

 

P1.0

 

16

P1.3

 

 

 

 

 

 

 

P1.1

14

 

15

P1.2

 

 

 

 

 

 

 

MBG640

Fig.2 Pin configuration (SOT117-1 and SOT136-1).

P0.4

 

P0.3

 

P0.2

 

P0.1

 

n.c.

 

P0.0

 

P2.3

 

P2.2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

32

 

31

 

30

 

29

 

28

 

27

 

26

 

25

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

n.c. 1

P0.5 2

P0.6 3

P0.7 4

PCD3755xH

T1 5

XTAL1 6

XTAL2 7

RESET 8

 

9

 

10

 

11

 

12

 

13

 

14

 

15

 

16

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CE/T0

 

P1.0

 

P1.1

 

P1.2

 

n.c.

 

P1.3

 

P1.4

 

P1.5

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

24 P2.1

23 VDD

22 TONE

21 VSS

20 P2.0

19 P1.7/MDY

18 P1.6

17 n.c.

MBG641

Fig.3 Pin configuration (SOT358-1).

1997 Apr 16

5

Philips Semiconductors

Product specification

 

 

8-bit microcontrollers with DTMF generator,

PCD3755A; PCD3755E;

8 kbytes OTP and 128 bytes EEPROM

PCD3755F

 

 

5.2Pin description

Table 1 SOT117-1 and SOT136-1 packages (for information on parallel I/O ports, see Chapter 14)

SYMBOL

PIN

TYPE

DESCRIPTION

 

 

 

 

P1.1 to P0.7

1 to 7

I/O

7 bits of Port 0: 8-bit quasi-bidirectional I/O port

 

 

 

 

T1

8

I

Test 1 or count input of 8-bit Timer/event counter 1

 

 

 

 

XTAL1

9

I

crystal oscillator or external clock input

 

 

 

 

XTAL2

10

O

crystal oscillator output

 

 

 

 

RESET

11

I

reset input

 

 

 

 

 

 

 

12

I

Chip Enable or Test 0

CE/T0

 

 

 

 

 

P1.0 to P1.6

13 to 19

I/O

7 bits of Port 1: 8-bit quasi-bidirectional I/O port

 

 

 

 

P1.7/MDY

20

I/O

1 bit of Port 1: 8-bit quasi-bidirectional I/O port; or melody output

 

 

 

 

P2.0

21

I/O

1 bit of Port 2: 4-bit quasi-bidirectional I/O port

 

 

 

 

VSS

22

P

ground

TONE

23

O

DTMF output

 

 

 

 

VDD

24

P

positive supply voltage

P2.1 to P2.3

25 to 27

I/O

3 bits of Port 2: 4-bit quasi-bidirectional I/O port

 

 

 

 

P0.0

28

I/O

1 bit of Port 0: 8-bit quasi-bidirectional I/O port

 

 

 

 

Table 2 SOT358-1 package (for information on parallel I/O ports, see Chapter 14)

 

 

 

 

SYMBOL

PIN

TYPE

DESCRIPTION

 

 

 

 

n.c.

1, 13, 17, 28

not connected

 

 

 

 

P0.5 to P0.7

2 to 4

I/O

3 bits of Port 0: 8-bit quasi-bidirectional I/O port

 

 

 

 

T1

5

I

Test 1 or count input of 8-bit Timer/event counter 1

 

 

 

 

XTAL1

6

I

crystal oscillator or external clock input

 

 

 

 

XTAL2

7

O

crystal oscillator output

 

 

 

 

RESET

8

I

reset input

 

 

 

 

 

 

 

9

I

Chip Enable or Test 0

CE/T0

 

 

 

 

 

P1.0 to P1.6

10 to 12,

I/O

7 bits of Port 1: 8-bit quasi-bidirectional I/O port

 

 

 

14 to 16, 18

 

 

 

 

 

 

P1.7/MDY

19

I/O

1 bit of Port 1: 8-bit quasi-bidirectional I/O port; or melody output

 

 

 

 

P2.0

20

I/O

1 bit of Port 2: 4-bit quasi-bidirectional I/O port

 

 

 

 

VSS

21

P

ground

TONE

22

O

DTMF output

 

 

 

 

VDD

23

P

positive supply voltage

P2.1 to P2.3

24 to 26

I/O

3 bits of Port 2: 4-bit quasi-bidirectional I/O port

 

 

 

 

P0.0 to P0.4

27, 29 to 32

I/O

5 bits of Port 0: 8-bit quasi-bidirectional I/O port

 

 

 

 

 

 

1997 Apr 16

6

Philips Semiconductors

Product specification

 

 

8-bit microcontrollers with DTMF generator,

PCD3755A; PCD3755E;

8 kbytes OTP and 128 bytes EEPROM

PCD3755F

 

 

6 FREQUENCY GENERATOR

A versatile frequency generator section is provided (see Fig.4). For normal operation, use a 3.58 MHz quartz crystal or PXE resonator. The frequency generator includes precision circuitry for dual tone multifrequency (DTMF) signals, which is typically used for tone dialling telephone sets.

Their frequencies are provided in purely sinusoidal form on the TONE output or as square waves on the P1.7/MDY output.

6.1Frequency generator derivative registers

6.1.1HIGH AND LOW GROUP FREQUENCY REGISTERS

The TONE output can alternatively issue twelve modem frequencies for data rates between 300 and 1200 bits/s.

In addition to DTMF and modem frequencies, two octaves of musical scale in steps of semitones are available.

In case no tones are generated the TONE output is in 3-state mode.

Table 3 gives the addresses, mnemonics and access types of the High Group Frequency (HGF) and Low Group Frequency (LGF) registers.

Table 3 Hexadecimal addresses, mnemonics, access types and bit mnemonics of the frequency registers

REGISTER

REGISTER

ACCESS

 

 

 

 

 

BIT MNEMONICS

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ADDRESS

MNEMONIC

TYPE

7

 

6

 

5

4

 

3

 

2

1

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

11H

HGF

W

H7

 

H6

H5

 

H4

 

H3

H2

H1

 

H0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

12H

LGF

W

L7

 

L6

L5

 

L4

 

L3

L2

L1

 

L0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

6.1.2 MELODY CONTROL REGISTER (MDYCON)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MDYCON is a R/W register.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Table 4 Melody Control Register (address 13H)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

7

6

5

 

4

 

 

3

 

2

 

 

1

 

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0

0

0

 

0

 

 

0

 

0

 

 

0

 

 

EMO

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Table 5 Description of MDYCON bits

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

BIT

MNEMONIC

 

 

 

 

 

DESCRIPTION

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

7 to 1

These bits are set to a logic 0.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0

EMO

Enable Melody Output. If bit EMO = 0, then P1.7/MDY is a standard port line.

 

 

 

 

If bit EMO = 1, then P1.7/MDY is the melody output. EMO = 1 does not inhibit the port

 

 

instructions for P1.7/MDY. Therefore the state of both port line and flip-flop may be read

 

 

in and the port flip-flop may be written by port instructions. However, the port flip-flop of

 

 

P1.7/MDY must remain set to avoid conflicts between melody and port outputs.

 

 

When the HGF contents are zero while EMO = 1, P1.7/MDY is in the logic HIGH state.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1997 Apr 16

7

Philips Semiconductors

Product specification

 

 

8-bit microcontrollers with DTMF generator,

PCD3755A; PCD3755E;

8 kbytes OTP and 128 bytes EEPROM

PCD3755F

 

 

handbook, full pagewidth

 

 

8

MELODY CONTROL

 

 

 

 

REGISTER

 

8

HGF REGISTER

 

 

8

INTERNAL BUS

 

8

LGF REGISTER

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PORT/MELODY

 

P1.7/

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

OUTPUT LOGIC

 

MDY

 

 

 

 

square wave

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DIGITAL

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SINE WAVE

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SYNTHESIZER

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DAC

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SWITCHED

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SWITCHED

 

 

 

 

 

 

CAPACITOR

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CAPACITOR

 

 

RC LOW-PASS

 

TONE

 

BANDGAP

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

LOW-PASS

 

 

FILTER

 

 

VOLTAGE

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

FILTER

 

 

 

 

 

 

REFERENCE

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MLC416

 

 

 

 

 

 

 

DAC

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DIGITAL

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SINE WAVE

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SYNTHESIZER

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Fig.4 Block diagram of the frequency generator and melody output (P1.7/MDY) section.

1997 Apr 16

8

Philips Semiconductors

Product specification

 

 

8-bit microcontrollers with DTMF generator,

PCD3755A; PCD3755E;

8 kbytes OTP and 128 bytes EEPROM

PCD3755F

 

 

6.2Melody output (P1.7/MDY)

The melody output (P1.7/MDY) is very useful for generating musical tones when a purely sinusoidal signal is not required, such as for ringer applications.

The square wave (duty cycle = 12¤23 or 52%) will include the attenuated harmonics of the base frequency, which is defined by the contents of the HGF register (Table 3). However, even higher frequency tones may be produced since the low-pass filtering on the TONE output is not applied to the P1.7/MDY output. This results in the minimum decimal value x in the HGF register being 2 for the P1.7/MDY output, rather than 60 for the TONE output - the value shown in equation (1). A sinusoidal TONE output is produced at the same time as the melody square wave, but due to the filtering, the higher frequency sine waves with x < 60 will not appear at the TONE output.

Since the melody output is shared with P1.7, the port flip-flop of P1.7 has to be set HIGH before using the melody output. This is to avoid conflicts between melody and port outputs. The melody output drive depends on the configuration of port P1.7/MDY; see Chapter 14, Table 24.

6.3Frequency registers

The two frequency registers HGF and LGF define two frequencies. From these, the digital sine synthesizers together with the Digital-to-Analog Converters (DACs) construct two sine waves. Their amplitudes are precisely scaled according to the bandgap voltage reference. This ensures tone output levels independent of supply voltage and temperature.

The amplitude of the Low group frequency sine wave is attenuated by 2 dB compared to the amplitude of the High group frequency sine wave. The two sine waves are summed and then filtered by an on-chip switched capacitor and RC low-pass filters. These guarantee that all DTMF tones generated fulfil the CEPT recommendations with respect to amplitude, frequency deviation, total harmonic distortion and suppression of unwanted frequency components.

The value 00H in a frequency register stops the corresponding digital sine synthesizer. If both frequency registers contain 00H, the whole frequency generator is shut off, resulting in lower power consumption.

The frequency of the sine wave generated ‘f’ is dependent on the clock frequency ‘fxtal’ and the decimal value ‘x’ held in the frequency registers (HGF and LGF). The variables are related by the equation:

fxtal

where

60 £ x £ 255 (1)

f = ---------------------------------[23 (x + 2) ]

The frequency limitation given by x ³ 60 is due to the low-pass filters which would attenuate higher frequency sine waves.

1997 Apr 16

9

Philips Semiconductors Product specification

8-bit microcontrollers with DTMF generator,

PCD3755A; PCD3755E;

8 kbytes OTP and 128 bytes EEPROM

 

PCD3755F

 

 

 

6.4 DTMF frequencies

6.5

Modem frequencies

Assuming an oscillator frequency fxtal = 3.58 MHz, the DTMF standard frequencies can be implemented as

shown in Table 6.

The relationships between telephone keyboard symbols, DTMF frequency pairs and the frequency register contents are given in Table 7.

Table 6 DTMF standard frequencies and their implementation; value = LGF, HGF contents

VALUE

FREQUENCY (Hz)

DEVIATION

 

 

 

 

(HEX)

STANDARD

GENERATED

(%)

(Hz)

 

 

 

 

 

 

DD

697

697.90

0.13

0.90

 

 

 

 

 

C8

770

770.46

0.06

0.46

 

 

 

 

 

B5

852

850.45

0.18

1.55

 

 

 

 

 

A3

941

943.23

0.24

2.23

 

 

 

 

 

7F

1209

1206.45

0.21

2.55

 

 

 

 

 

72

1336

1341.66

0.42

5.66

 

 

 

 

 

67

1477

1482.21

0.35

5.21

 

 

 

 

 

5D

1633

1638.24

0.32

5.24

 

 

 

 

 

Table 7 Dialling symbols, corresponding DTMF frequency pairs and frequency register contents

TELEPHONE

DTMF FREQ.

LGF

HGF

KEYBOARD

PAIRS

VALUE

VALUE

SYMBOLS

(Hz)

(HEX)

(HEX)

 

 

 

 

0

(941, 1336)

A3

72

 

 

 

 

1

(697, 1209)

DD

7F

 

 

 

 

2

(697, 1336)

DD

72

 

 

 

 

3

(697, 1477)

DD

67

 

 

 

 

4

(770, 1209)

C8

7F

 

 

 

 

5

(770, 1336)

C8

72

 

 

 

 

6

(770, 1477)

C8

67

 

 

 

 

7

(852, 1209)

B5

7F

 

 

 

 

8

(852, 1336)

B5

72

 

 

 

 

9

(852, 1477)

B5

67

 

 

 

 

A

(697, 1633)

DD

5D

 

 

 

 

B

(770, 1633)

C8

5D

 

 

 

 

C

(852, 1633)

B5

5D

 

 

 

 

D

(941, 1633)

A3

5D

 

 

 

 

(941, 1209)

A3

7F

 

 

 

 

#

(941, 1477)

A3

67

 

 

 

 

Again assuming an oscillator frequency fxtal = 3.58 MHz, the standard modem frequencies can be implemented as in Table 8. It is suggested to define the frequency by the HGF register while the LGF register contains 00H, disabling Low Group Frequency generation.

Table 8 Standard modem frequencies and their implementation

HGF

FREQUENCY (Hz)

DEVIATION

VALUE

 

 

 

 

MODEM

GENERATED

(%)

(Hz)

(HEX)

 

 

 

 

 

 

 

 

 

9D

980(1)

978.82

0.12

1.18

82

1180(1)

1179.03

0.08

0.97

8F

1070(2)

1073.33

0.31

3.33

79

1270(2)

1265.30

0.37

4.70

80

1200(3)

1197.17

0.24

2.83

45

2200(3)

2192.01

0.36

7.99

76

1300(4)

1296.94

0.24

3.06

48

2100(4)

2103.14

0.15

3.14

5C

1650(1)

1655.66

0.34

5.66

52

1850(1)

1852.77

0.15

2.77

4B

2025(2)

2021.20

0.19

3.80

44

2225(2)

2223.32

0.08

1.68

Notes

1.Standard is V.21.

2.Standard is Bell 103.

3.Standard is Bell 202.

4.Standard is V.23.

1997 Apr 16

10

Loading...
+ 22 hidden pages