Philips 74ABT377APW, 74ABT377AN, 74ABT377ADB, 74ABT377AD, 74ABT377PW Datasheet
...
INTEGRATED CIRCUITS
74ABT377A
Octal D-type flip-flop with enable
Product specification |
1997 Feb 26 |
Replaces data sheet 74ABT377 of 1995 Sep 06
IC23 Data Handbook
m n r
Philips Semiconductors |
Product specification |
|
|
|
|
|
|
|
Octal D-type flip-flop with enable |
74ABT377A |
|
|
|
|
|
|
|
FEATURES
•Ideal for addressable register applications
•8-bit positive edge-triggered register
•Enable for address and data synchronization applications
•Output capability: +64mA/-32mA
•Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
•ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model
•Power-up reset
DESCRIPTION
The 74ABT377A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.
The 74ABT377A has 8 edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Enable (E) input is Low.
The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.
The E input must be stable one setup time prior to the Low-to-High clock transition for predictable operation.
QUICK REFERENCE DATA
SYMBOL |
PARAMETER |
CONDITIONS |
TYPICAL |
UNIT |
|
Tamb = 25°C; GND = 0V |
|||||
|
|
|
|
||
tPLH |
Propagation delay |
CL = 50pF; VCC = 5V |
3.1 |
ns |
|
tPHL |
CP to Qn |
3.6 |
|||
|
|
||||
CIN |
Input capacitance |
VI = 0V or VCC |
4 |
pF |
|
ICCH |
Total current supply |
Outputs High; VCC = 5.5V |
500 |
nA |
ORDERING INFORMATION
PACKAGES |
TEMPERATURE RANGE |
|
OUTSIDE NORTH AMERICA |
NORTH AMERICA |
|
|
|
DWG NUMBER |
|||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
20-Pin Plastic DIP |
|
|
|
|
±40°C to +85°C |
|
|
74ABT377A N |
|
|
|
|
|
|
74ABT377A N |
|
|
|
SOT146-1 |
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
20-Pin plastic SO |
|
|
|
|
±40°C to +85°C |
|
|
74ABT377A D |
|
|
|
|
|
|
74ABT377A D |
|
|
|
SOT163-1 |
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
20-Pin Plastic SSOP Type II |
|
|
±40°C to +85°C |
|
74ABT377A DB |
|
|
|
|
|
74ABT377A DB |
|
|
|
SOT339-1 |
||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
20-Pin Plastic TSSOP Type I |
|
|
±40°C to +85°C |
|
74ABT377A PW |
|
|
|
|
74ABT377PWA DH |
|
|
|
SOT360-1 |
|||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
PIN CONFIGURATION |
|
|
|
|
|
LOGIC SYMBOL |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
E |
|
1 |
|
20 |
VCC |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
3 |
4 |
7 |
8 |
13 |
14 |
17 |
18 |
|
|||||||||
Q0 |
2 |
|
19 |
Q7 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
D0 |
3 |
|
18 |
D7 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
D0 |
D1 |
D2 |
D3 |
D4 |
D5 |
D6 |
D7 |
|
|||||||||
D1 |
4 |
|
17 |
D6 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
11 |
|
CP |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Q1 |
5 |
|
16 |
Q6 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Q2 |
6 |
|
15 |
Q5 |
|
|
1 |
|
OE |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
D2 |
7 |
|
14 |
D5 |
|
|
|
|
Q0 |
Q1 |
Q2 |
Q3 |
Q4 |
Q5 |
Q6 |
Q7 |
|
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||||||||||||
D3 |
8 |
|
13 |
D4 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Q3 |
9 |
|
12 |
Q4 |
|
|
|
|
2 |
5 |
6 |
9 |
12 |
15 |
16 |
19 |
|
|
|||||||||||
GND |
|
|
|
|
|
|
|
|
|
|
|
||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
10 |
|
11 |
CP |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
SA00155 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SA00152 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1997 Feb 26 |
2 |
853-1457 17800 |
Philips Semiconductors |
Product specification |
|
|
|
|
Octal D-type flip-flop with enable |
74ABT377A |
|
|
|
|
LOGIC SYMBOL (IEEE/IEC) |
|
PIN DESCRIPTION |
|
|
|
|
PIN NUMBER |
SYMBOL |
FUNCTION |
|
|
1 |
E |
Enable input (active±Low) |
1 |
|
3, 4, 7, 8, 13, 14, |
D0-D7 |
Data inputs |
G1 |
|
|||
11 |
|
17, 18 |
|
|
IC2 |
|
2, 5, 6, 9, 12, 15, |
Q0-Q7 |
Data outputs |
|
|
|||
3 |
2 |
16, 19 |
|
|
|
|
|
||
2D |
|
11 |
CP |
Clock Pulse input (active |
4 |
|
|||
5 |
|
|
rising edge) |
|
7 |
6 |
10 |
GND |
Ground (0V) |
8 |
9 |
20 |
VCC |
Positive supply voltage |
13 |
12 |
|
|
|
14 |
15 |
|
|
|
17 |
16 |
|
|
|
18 |
19 |
|
|
|
|
|
SA00157 |
|
|
LOGIC DIAGRAM
D0 |
D1 |
D2 |
D3 |
D4 |
D5 |
D6 |
D7 |
|
3 |
4 |
7 |
8 |
13 |
14 |
17 |
18 |
|
1 |
|
|
|
|
|
|
|
|
E |
|
|
|
|
|
|
|
|
|
D Q |
D Q |
D Q |
D Q |
D Q |
D Q |
D Q |
D Q |
|
CP |
CP |
CP |
CP |
CP |
CP |
CP |
CP |
11 |
|
|
|
|
|
|
|
|
CP |
|
|
|
|
|
|
|
|
|
2 |
5 |
6 |
9 |
12 |
15 |
16 |
19 |
|
Q0 |
Q1 |
Q2 |
Q3 |
Q4 |
Q5 |
Q6 |
Q7 |
|
|
|
|
|
|
|
|
SA00158 |
1997 Feb 26 |
3 |
Philips Semiconductors |
Product specification |
|
|
|
|
Octal D-type flip-flop with enable |
74ABT377A |
|
|
|
|
FUNCTION TABLE
|
|
|
|
|
|
INPUTS |
|
OUTPUTS |
OPERATING MODE |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CP |
Dn |
Qn |
|
|
|
|
E |
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
l |
|
↑ |
h |
H |
Load ª1º |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
l |
|
↑ |
l |
L |
Load ª0º |
|
|
|
|
h |
|
↑ |
X |
no change |
Hold (do nothing) |
|
|
|
H |
|
X |
X |
no change |
|||
|
|
|
|
||||||
H |
= |
High voltage level |
|
|
|
|
|||
h |
= |
High voltage level one set-up time prior to the Low-to-High clock transition |
|
||||||
L |
= |
Low voltage level |
|
|
|
|
|||
l |
= |
Low voltage level one set-up time prior to the Low-to-High clock transition |
|
||||||
X |
= |
Don't care |
|
|
|
|
|||
↑ |
= |
Low-to-High clock transition |
|
|
|
||||
ABSOLUTE MAXIMUM RATINGS1, 2
SYMBOL |
PARAMETER |
CONDITIONS |
RATING |
UNIT |
|
|
|
|
|
VCC |
DC supply voltage |
|
±0.5 to +7.0 |
V |
IIK |
DC input diode current |
VI < 0 |
±18 |
mA |
V |
DC input voltage3 |
|
±1.2 to +7.0 |
V |
I |
|
|
|
|
IOK |
DC output diode current |
VO < 0 |
±50 |
mA |
V |
DC output voltage3 |
output in Off or High state |
±0.5 to +5.5 |
V |
OUT |
|
|
|
|
IOUT |
DC output current |
output in Low state |
128 |
mA |
Tstg |
Storage temperature range |
|
±65 to 150 |
°C |
NOTES:
1.Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under ªrecommended operating conditionsº is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2.The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3.The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
SYMBOL |
PARAMETER |
|
LIMITS |
UNIT |
|
|
|
|
|
|
|
|
|
MIN |
|
MAX |
|
|
|
|
|
|
|
VCC |
DC supply voltage |
4.5 |
|
5.5 |
V |
VI |
Input voltage |
0 |
|
VCC |
V |
VIH |
High-level input voltage |
2.0 |
|
|
V |
VIL |
Low-level input voltage |
|
|
0.8 |
V |
IOH |
High-level output current |
|
|
±32 |
mA |
IOL |
Low-level output current |
|
|
64 |
mA |
Dt/Dv |
Input transition rise or fall rate |
0 |
|
5 |
ns/V |
|
|
|
|
|
|
Tamb |
Operating free-air temperature range |
±40 |
|
+85 |
°C |
1997 Feb 26 |
4 |
Loading...