Philips 74HCT241U, 74HCT241PW, 74HCT241N, 74HCT241DB, 74HCT241D Datasheet
...
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
∙The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
∙The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
∙The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT241
Octal buffer/line driver; 3-state
Product specification |
|
September 1993 |
|||||
File under Integrated Circuits, IC06 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Philips Semiconductors |
Product specification |
|
|
|
|
Octal buffer/line driver; 3-state |
74HC/HCT241 |
|
|
|
|
FEATURES
·Output capability: bus driver
·ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT241 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.
The 74HC/HCT241 are octal non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
SYMBOL |
PARAMETER |
CONDITIONS |
TYPICAL |
UNIT |
||
|
|
|||||
HC |
HCT |
|||||
|
|
|
|
|||
|
|
|
|
|
|
|
tPHL/ tPLH |
propagation delay |
CL = 15 pF; VCC = 5 V |
7 |
11 |
ns |
|
|
1An to 1Yn; |
|
|
|
|
|
|
2An to 2Yn |
|
|
|
|
|
CI |
input capacitance |
|
3.5 |
3.5 |
pF |
|
CPD |
power dissipation capacitance per buffer |
notes 1 and 2 |
30 |
30 |
pF |
|
Notes
1. CPD is used to determine the dynamic power dissipation (PD in mW): PD = CPD ´ VCC2 ´ fi + å (CL ´ VCC2 ´ fo) where:
fi = input frequency in MHz fo = output frequency in MHz
å (CL ´ VCC2 ´ fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC - 1.5 V
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
September 1993 |
2 |
Philips Semiconductors |
|
|
|
Product specification |
|
|
|
|
|
Octal buffer/line driver; 3-state |
74HC/HCT241 |
|||
|
|
|
|
|
PIN DESCRIPTION |
|
|
|
|
|
|
|
||
PIN NO. |
SYMBOL |
NAME AND FUNCTION |
||
|
|
|
||
1 |
|
|
|
output enable input (active LOW) |
1OE |
|
|||
2, 4, 6, 8 |
1A0 to 1A3 |
data inputs |
||
3, 5, 7, 9 |
2Y0 to 2Y3 |
bus outputs |
||
10 |
GND |
ground (0 V) |
||
17, 15, 13, 11 |
2A0 to 2A3 |
data inputs |
||
18, 16, 14, 12 |
1Y0 to 1Y3 |
bus outputs |
||
19 |
20E |
output enable input (active HIGH) |
||
20 |
VCC |
positive supply voltage |
||
Fig.1 Pin configuration. |
|
Fig.2 Logic symbol. |
|
Fig.3 IEC logic symbol |
|
|
|
|
|
September 1993 |
3 |
Loading...