Philips 74HCT9114U, 74HCT9114N, 74HCT9114D, 74HC9114U, 74HC9114N Datasheet

...
0 (0)

INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications

The IC06 74HC/HCT/HCU/HCMOS Logic Package Information

The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT9114

Nine wide Schmitt trigger buffer; open drain outputs; inverting

Product specification

 

December 1990

Supersedes data of March 1988

 

 

 

 

 

 

File under Integrated Circuits, IC06

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Philips Semiconductors

Product specification

 

 

 

 

Nine wide Schmitt trigger buffer;

74HC/HCT9114

open drain outputs; inverting

FEATURES

·Schmitt trigger action on all data inputs

·Output capability: standard (open drain)

·ICC category: MSI

GENERAL DESCRIPTION

The 74HC/HCT9114 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT9114 are nine wide Schmitt trigger inverting buffer with open drain outputs and Schmitt trigger inputs.

The Schmitt trigger action in the data inputs transform slowly changing input signals into sharply defined jitter-free output signals.

The 74HC/HCT9114 have open-drain N-transistor outputs, which are not clamped by a diode connected to VCC. In the OFF-state, i.e. when one input is LOW, the output may be pulled to any voltage between GND and

VOmax. This allows the device to be used as a LOW-to-HIGH or HIGH-to-LOW level shifter. For digital

operation and OR-tied output applications, these devices must have a pull-up resistor to establish a logic HIGH level.

The “9114” is identical to the “9115” but has inverting outputs.

QUICK REFERENCE DATA

GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns

SYMBOL

PARAMETER

CONDITIONS

TYPICAL

UNIT

 

 

HC

HCT

 

 

 

 

 

 

 

 

 

 

 

 

tPHL/ tPLZ

propagation delay An to

 

n

CL = 15 pF; VCC = 5 V

12

13

ns

Y

CI

input capacitance

 

3.5

3.5

pF

CPD

power dissipation capacitance per buffer

notes 1 and 2

5

5

pF

Notes

1. CPD is used to determine the dynamic power dissipation (PD in mW): PD = CPD ´ VCC2 ´ fi + å (CL ´ VCC2 ´ fo) where:

fi = input frequency in MHz

fo = output frequency in MHz

å (CL ´ VCC2 ´ fo) = sum of outputs

CL = output load capacitance in pF

VCC = supply voltage in V

2. For HC the condition is VI = GND to VCC

For HCT the condition is VI = GND to VCC - 1.5 V

ORDERING INFORMATION

See “74HC/HCT/HCU/HCMOS Logic Package Information”.

December 1990

2

Philips 74HCT9114U, 74HCT9114N, 74HCT9114D, 74HC9114U, 74HC9114N Datasheet

Philips Semiconductors Product specification

Nine wide Schmitt trigger buffer;

74HC/HCT9114

open drain outputs; inverting

 

 

 

 

 

 

 

 

PIN DESCRIPTION

 

 

 

 

 

 

 

 

 

PIN NO.

 

SYMBOL

NAME AND FUNCTION

 

 

 

 

1, 2, 3, 4, 5, 6, 7, 8, 9

 

A0 to A8

data inputs

10

 

GND

ground (0 V)

19, 18, 17, 16, 15, 14, 13, 12, 11

 

 

 

8

data outputs

 

Y

0 to

Y

20

 

VCC

positive supply voltage

lfpage

A

0

Y 0

19

lfpage

19

 

1

 

 

1

 

A

1

Y 1

18

2

18

 

2

 

 

 

A

2

Y 2

17

3

17

 

3

 

 

 

A

3

Y 3

16

4

16

 

4

 

 

 

A

4

Y 4

15

 

 

 

5

 

 

5

15

 

 

 

 

 

 

A

5

Y 5

14

 

 

 

6

 

 

6

14

 

 

 

 

 

 

A

6

Y 6

13

 

 

 

7

 

 

7

13

 

 

 

 

 

 

A

7

Y 7

12

 

 

 

8

 

 

8

12

 

 

 

 

 

 

A

8

Y 8

11

 

 

 

9

 

 

9

11

 

 

 

 

 

 

 

 

MBA015

 

 

MBA014

Fig.1 Pin configuration.

Fig.2 Logic diagram.

Fig.3 IEC logic diagram.

December 1990

3

Loading...
+ 4 hidden pages