MOTOROLA MC74VHC125DT, MC74VHC125DTR2, MC74VHC125MEL, MC74VHC125ML1, MC74VHC125ML2 Datasheet

...
0 (0)
MOTOROLA MC74VHC125DT, MC74VHC125DTR2, MC74VHC125MEL, MC74VHC125ML1, MC74VHC125ML2 Datasheet

MC74VHC125

Quad Bus Buffer with 3±State Control Inputs

The MC74VHC125 is a high speed CMOS quad bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The MC74VHC125 requires the 3±state control input (OE) to be set High to place the output into the high impedance state.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.

High Speed: tPD = 3.8ns (Typ) at VCC = 5V

Low Power Dissipation: ICC = 4μA (Max) at TA = 25°C

High Noise Immunity: VNIH = VNIL = 28% VCC

Power Down Protection Provided on Inputs

Balanced Propagation Delays

Designed for 2V to 5.5V Operating Range

Low Noise: VOLP = 0.8V (Max)

Pin and Function Compatible with Other Standard Logic Families

Latchup Performance Exceeds 300mA

ESD Performance: HBM > 2000V; Machine Model > 200V

Chip Complexity: 72 FETs or 18 Equivalent Gates

LOGIC DIAGRAM

Active±Low Output Enables

A1

2

3

Y1

 

 

OE1

1

 

 

 

 

 

A2

5

6

Y2

 

 

OE2

4

 

 

 

 

 

A3

9

8

Y3

 

 

OE3

10

 

 

 

 

 

A4

12

11

Y4

 

 

OE4

13

 

 

 

 

 

FUNCTION TABLE

VHC125

Inputs

 

Output

 

 

 

 

A

 

 

Y

OE

H

L

 

H

L

L

 

L

X

H

 

Z

http://onsemi.com

14±LEAD SOIC

14±LEAD TSSOP

D SUFFIX

DT SUFFIX

CASE 751A

CASE 948G

14±LEAD SOIC EIAJ

M SUFFIX

CASE 965

PIN CONNECTION AND

MARKING DIAGRAM (Top View)

 

 

 

1

 

 

 

 

 

 

OE1

14

 

VCC

 

A1

2

13

 

OE4

 

 

Y1

3

12

 

A4

 

 

 

4

11

 

Y4

 

OE2

 

 

A2

5

10

 

 

 

 

 

OE3

 

Y2

6

9

 

A3

GND

7

8

 

Y3

 

 

 

 

 

 

 

 

 

For detailed package marking information, see the Marking Diagram section on page 5 of this data sheet.

ORDERING INFORMATION

Device

Package

Shipping

 

 

 

MC74VHC125D

SOIC

55 Units/Rail

 

 

 

MC74VHC125DT

TSSOP

96 Units/Rail

 

 

 

MC74VHC125M

SOIC EIAJ

50 Units/Rail

 

 

 

Semiconductor Components Industries, LLC, 2000

1

Publication Order Number:

April, 2000 ± Rev. 2

 

MC74VHC125/D

MC74VHC125

MAXIMUM RATINGS*

Symbol

Parameter

 

Value

Unit

 

 

 

 

 

VCC

DC Supply Voltage

 

± 0.5 to + 7.0

V

Vin

DC Input Voltage

 

± 0.5 to + 7.0

V

Vout

DC Output Voltage

 

± 0.5 to VCC + 0.5

V

IIK

Input Diode Current

 

± 20

mA

IOK

Output Diode Current

 

± 20

mA

Iout

DC Output Current, per Pin

 

± 25

mA

ICC

DC Supply Current, VCC and GND Pins

± 50

mA

PD

Power Dissipation in Still Air,

SOIC Packages²

500

mW

 

 

TSSOP Package²

450

 

 

 

 

 

 

Tstg

Storage Temperature

 

± 65 to + 150

_C

*Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute±maximum±rated conditions is not implied.

²Derating Ð SOIC Packages: ± 7 mW/ _C from 65_ to 125_C TSSOP Package: ± 6.1 mW/_C from 65_ to 125_C

RECOMMENDED OPERATING CONDITIONS

Symbol

Parameter

 

Min

Max

Unit

 

 

 

 

 

 

VCC

DC Supply Voltage

 

2.0

5.5

V

Vin

DC Input Voltage

 

0

5.5

V

Vout

DC Output Voltage

 

0

VCC

V

TA

Operating Temperature, All Package Types

± 40

+ 85

_C

tr, tf

Input Rise and Fall Time

VCC = 3.3V ±0.3V

0

100

ns/V

 

 

VCC =5.0V ±0.5V

0

20

 

DC ELECTRICAL CHARACTERISTICS

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high±impedance circuit. For proper operation, Vin and Vout should be constrained to the

range GND v (Vin or Vout) v VCC. Unused inputs must always be

tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

 

 

 

VCC

 

TA = 25°C

 

TA 85°C

TA 125°C

 

Symbol

Parameter

Test Conditions

(V)

Min

 

Typ

 

Max

Min

Max

Min

Max

Unit

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VIH

Minimum High±Level

 

2.0

1.5

 

 

 

 

1.5

 

1.5

 

V

 

Input Voltage

 

3.0

2.1

 

 

 

 

2.1

 

2.1

 

 

 

 

 

4.5

3.15

 

 

 

 

3.15

 

3.15

 

 

 

 

 

5.5

3.85

 

 

 

 

3.85

 

3.85

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VIL

Maximum Low±Level

 

2.0

 

 

 

 

0.5

 

0.5

 

0.5

V

 

Input Voltage

 

3.0

 

 

 

 

0.9

 

0.9

 

0.9

 

 

 

 

4.5

 

 

 

 

1.35

 

1.35

 

1.35

 

 

 

 

5.5

 

 

 

 

1.65

 

1.65

 

1.65

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VOH

Minimum High±Level

VIN = VIH or VIL

2.0

1.9

 

2.0

 

 

1.9

 

1.9

 

V

 

Output Voltage

IOH = ±50μA

3.0

2.9

 

3.0

 

 

2.9

 

2.9

 

 

 

VIN = VIH or VIL

 

4.5

4.4

 

4.5

 

 

4.4

 

4.4

 

 

 

 

VIN = VIH or VIL

 

 

 

 

 

 

 

 

 

 

V

 

 

IOH = ±4mA

3.0

2.58

 

 

 

 

2.48

 

2.34

 

 

 

 

IOH = ±8mA

4.5

3.94

 

 

 

 

3.80

 

3.66

 

 

VOL

Maximum Low±Level

VIN = VIH or VIL

2.0

 

 

0.0

 

0.1

 

0.1

 

0.1

V

 

Output Voltage

IOL = 50μA

3.0

 

 

0.0

 

0.1

 

0.1

 

0.1

 

 

VIN = VIH or VIL

 

4.5

 

 

0.0

 

0.1

 

0.1

 

0.1

 

 

 

VIN = VIH or VIL

 

 

 

 

 

 

 

 

 

 

V

 

 

IOL = 4mA

3.0

 

 

 

 

0.36

 

0.44

 

0.52

 

 

 

IOL = 8mA

4.5

 

 

 

 

0.36

 

0.44

 

0.52

 

IOZ

Maximum 3±State

VIN = VIH or VIL

5.5

 

 

 

 

±0.25

 

±2.5

 

±2.5

μA

 

Leakage Current

VOUT = VCC or GND

 

 

 

 

 

 

 

 

 

 

 

http://onsemi.com

2

MC74VHC125

IIN

Maximum Input

VIN = 5.5V or GND

0 to

 

 

±0.1

 

±1.0

 

±1.0

μA

 

Leakage Current

 

5.5

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ICC

Maximum Quiescent

VIN = VCC or GND

5.5

 

 

4.0

 

40

 

40

μA

 

Supply Current

 

 

 

 

 

 

 

 

 

 

AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3.0ns)

 

 

 

 

 

 

 

TA = 25°C

 

 

 

TA = 85°C

TA = 125°C

 

Symbol

 

 

Parameter

Test Conditions

Min

 

Typ

 

Max

 

Min

Max

Min

Max

Unit

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tPLH,

 

Maximum Propagation

VCC = 3.3 ± 0.3V

CL = 15pF

 

 

5.6

 

8.0

 

1.0

9.5

1.0

12.0

ns

tPHL

 

Delay,

 

CL = 50pF

 

 

8.1

 

11.5

 

1.0

13.0

1.0

16.0

 

 

 

A to Y

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCC = 5.0 ± 0.5V

CL = 15pF

 

 

3.8

 

5.5

 

1.0

6.5

1.0

8.5

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CL = 50pF

 

 

5.3

 

7.5

 

1.0

8.5

1.0

10.5

 

tPZL,

 

Maximum Output Enable

VCC = 3.3 ± 0.3V

CL = 15pF

 

 

5.4

 

8.0

 

1.0

9.5

1.0

11.5

ns

tPZH

 

TIme,

RL = 1kΩ

CL = 50pF

 

 

7.9

 

11.5

 

1.0

13.0

1.0

15.0

 

 

 

OE

to Y

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCC = 5.0 ± 0.5V

CL = 15pF

 

 

3.6

 

5.1

 

1.0

6.0

1.0

7.5

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RL = 1kΩ

CL = 50pF

 

 

5.1

 

7.1

 

1.0

8.0

1.0

9.5

 

 

tPLZ,

 

Maximum Output

VCC = 3.3 ± 0.3V

CL = 50pF

 

 

9.5

 

13.2

 

1.0

15.0

1.0

18.0

ns

tPHZ

 

Disable Time,

RL = 1kΩ

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

OE

to Y

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCC = 5.0 ± 0.5V

CL = 50pF

 

 

6.1

 

8.8

 

1.0

10.0

1.0

12.0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RL = 1kΩ

 

 

 

 

 

 

 

 

 

 

 

 

 

 

tOSLH,

 

Output±to±Output Skew

VCC = 3.3 ± 0.3V

CL = 50pF

 

 

 

 

1.5

 

 

1.5

 

1.5

 

ns

tOSHL

 

 

 

(Note 1.)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCC = 5.0 ± 0.5V

CL = 50pF

 

 

 

 

1.0

 

 

1.0

 

1.0

 

 

 

 

 

 

(Note 1.)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Cin

 

Maximum Input

 

 

 

 

4

 

10

 

 

10

 

10

 

pF

 

 

Capacitance

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Cout

 

Maximum Three±State

 

 

 

 

6

 

 

 

 

 

 

 

 

 

pF

 

 

Output Capacitance

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

(Output in High

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Impedance State)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Typical @ 25°C, VCC = 5.0V

 

 

CPD

Power Dissipation Capacitance (Note 2.)

 

 

 

 

 

 

 

 

 

14

 

 

 

pF

1.Parameter guaranteed by design. tOSLH = |tPLHm ± tPLHn|, tOSHL = |tPHLm ± tPHLn|.

2.CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation: ICC(OPR) = CPD VCC fin + ICC / 4 (per buffer). CPD is used to determine the no±load dynamic power consumption; PD = CPD VCC2 fin + ICC VCC.

NOISE CHARACTERISTICS (Input tr = tf = 3.0ns, CL = 50pF, VCC = 5.0V)

 

 

TA = 25°C

 

Symbol

Characteristic

Typ

Max

Unit

 

 

 

 

 

VOLP

Quiet Output Maximum Dynamic VOL

0.3

0.8

V

VOLV

Quiet Output Minimum Dynamic VOL

± 0.3

± 0.8

V

VIHD

Minimum High Level Dynamic Input Voltage

 

3.5

V

VILD

Maximum Low Level Dynamic Input Voltage

 

1.5

V

http://onsemi.com

3

Loading...
+ 5 hidden pages