MC74VHCT126A
Quad Bus Buffer with 3±State Control Inputs
The MC74VHCT126A is a high speed CMOS quad bus buffer fabricated with silicon gate CMOS technology. It achieves noninverting high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.
The MC74VHCT126A requires the 3±state control input (OE) to be set Low to place the output into high impedance.
The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3V to 5.0V, because it has full 5V CMOS level output swings.
The VHCT126A input structures provide protection when voltages between 0V and 5.5V are applied, regardless of the supply voltage. The output structures also provide protection when VCC = 0V. These input and output structures help prevent device destruction caused by supply voltage ± input/output voltage mismatch, battery backup, hot insertion, etc.
The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.
•High Speed: tPD = 3.8ns (Typ) at VCC = 5V
•Low Power Dissipation: ICC = 4μA (Max) at TA = 25°C
•TTL±Compatible Inputs: VIL = 0.8V; VIH = 2.0V
•Power Down Protection Provided on Inputs
•Balanced Propagation Delays
•Designed for 2V to 5.5V Operating Range
•Low Noise: VOLP = 0.8V (Max)
•Pin and Function Compatible with Other Standard Logic Families
•Latchup Performance Exceeds 300mA
•ESD Performance: HBM > 2000V; Machine Model > 200V
•Chip Complexity: 72 FETs or 18 Equivalent Gates
LOGIC DIAGRAM
Active±High Output Enables
A1 |
2 |
3 |
Y1 |
|
|
|
|
1 |
|
|
|
|
|
||
OE1 |
|
|
|
|
|
|
|
5 |
6 |
|
|
|
|
|
|
A2 |
Y2 |
|
|
|
|
||
4 |
|
FUNCTION TABLE |
|||||
OE2 |
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9 |
8 |
Y3 |
|
VHCT126A |
|
|
A3 |
Inputs |
Output |
|
||||
10 |
|
|
|||||
|
|
|
|
|
|
|
|
OE3 |
|
|
A |
OE |
Y |
|
|
12 |
11 |
|
H |
H |
H |
|
|
|
|
|
|||||
A4 |
Y4 |
L |
H |
L |
|
||
|
|
X |
L |
Z |
|
||
|
13 |
|
|
|
|||
OE4 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
http://onsemi.com
14±LEAD SOIC |
14±LEAD TSSOP |
D SUFFIX |
DT SUFFIX |
CASE 751A |
CASE 948G |
14±LEAD SOIC EIAJ
M SUFFIX
CASE 965
PIN CONNECTION AND
MARKING DIAGRAM (Top View)
OE1 |
1 |
14 |
VCC |
A1 |
2 |
13 |
OE4 |
Y1 |
3 |
12 |
A4 |
OE2 |
4 |
11 |
Y4 |
A2 |
5 |
10 |
OE3 |
Y2 |
6 |
9 |
A3 |
GND |
7 |
8 |
Y3 |
|
|
|
|
For detailed package marking information, see the Marking Diagram section on page 4 of this data sheet.
ORDERING INFORMATION
Device |
Package |
Shipping |
|
|
|
MC74VHCT126AD |
SOIC |
55 Units/Rail |
|
|
|
MC74VHCT126ADT |
TSSOP |
96 Units/Rail |
|
|
|
MC74VHCT126AM |
SOIC EIAJ |
50 Units/Rail |
|
|
|
Semiconductor Components Industries, LLC, 2000 |
1 |
Publication Order Number: |
April, 2000 ± Rev. 1 |
|
MC74VHCT126A/D |
MC74VHCT126A
MAXIMUM RATINGS*
Symbol |
Parameter |
|
Value |
Unit |
|
|
|
|
|
VCC |
DC Supply Voltage |
|
± 0.5 to + 7.0 |
V |
Vin |
DC Input Voltage |
|
± 0.5 to + 7.0 |
V |
Vout |
DC Output Voltage |
|
± 0.5 to VCC + 0.5 |
V |
IIK |
Input Diode Current |
|
± 20 |
mA |
IOK |
Output Diode Current |
|
± 20 |
mA |
Iout |
DC Output Current, per Pin |
|
± 25 |
mA |
ICC |
DC Supply Current, VCC and GND Pins |
± 50 |
mA |
|
PD |
Power Dissipation in Still Air, |
SOIC Packages² |
500 |
mW |
|
|
TSSOP Package² |
450 |
|
|
|
|
|
|
Tstg |
Storage Temperature |
|
± 65 to + 150 |
_C |
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high±impedance circuit. For proper operation, Vin and Vout should be constrained to the
range GND v (Vin or Vout) v VCC. Unused inputs must always be
tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.
*Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute±maximum±rated conditions is not implied.
²Derating Ð SOIC Packages: ± 7 mW/ _C from 65_ to 125_C TSSOP Package: ± 6.1 mW/_C from 65_ to 125_C
RECOMMENDED OPERATING CONDITIONS
Symbol |
Parameter |
|
Min |
Max |
Unit |
|
|
|
|
|
|
VCC |
DC Supply Voltage |
|
4.5 |
5.5 |
V |
Vin |
DC Input Voltage |
|
0 |
5.5 |
V |
Vout |
DC Output Voltage |
|
0 |
VCC |
V |
TA |
Operating Temperature, All Package Types |
± 40 |
+ 85 |
_C |
|
tr, tf |
Input Rise and Fall Time |
VCC =5.0V ±0.5V |
0 |
20 |
ns/V |
DC ELECTRICAL CHARACTERISTICS
|
|
|
|
|
|
|
VCC |
|
TA = 25°C |
|
TA ≤ 85°C |
TA ≤ 125°C |
|
||||
Symbol |
Parameter |
Test Conditions |
(V) |
Min |
|
Typ |
|
Max |
Min |
Max |
Min |
Max |
Unit |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VIH |
Minimum High±Level Input |
|
|
|
|
|
3.0 |
1.2 |
|
|
|
|
1.2 |
|
1.2 |
|
V |
|
Voltage |
|
|
|
|
|
4.5 |
2.0 |
|
|
|
|
2.0 |
|
2.0 |
|
|
|
|
|
|
|
|
|
5.5 |
2.0 |
|
|
|
|
2.0 |
|
2.0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VIL |
Maximum Low±Level Input |
|
|
|
|
|
3.0 |
|
|
|
|
0.53 |
|
0.53 |
|
0.53 |
V |
|
Voltage |
|
|
|
|
|
4.5 |
|
|
|
|
0.8 |
|
0.8 |
|
0.8 |
|
|
|
|
|
|
|
|
5.5 |
|
|
|
|
0.8 |
|
0.8 |
|
0.8 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
VOH |
Minimum High±Level |
VIN = VIH or VIL |
3.0 |
2.9 |
|
3.0 |
|
|
2.9 |
|
2.9 |
|
V |
||||
|
Output Voltage |
IOH = ± 50μA |
|
4.5 |
4.4 |
|
4.5 |
|
|
4.4 |
|
4.4 |
|
|
|||
|
VIN = VIH or VIL |
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
VIN = VIH or VIL |
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
IOH = ± 4mA |
|
3.0 |
2.58 |
|
|
|
|
2.48 |
|
2.34 |
|
|
|||
|
|
IOH = ± 8mA |
|
4.5 |
3.94 |
|
|
|
|
3.80 |
|
3.66 |
|
|
|||
VOL |
Maximum Low±Level |
VIN = VIH or VIL |
3.0 |
|
|
0.0 |
|
0.1 |
|
0.1 |
|
0.1 |
V |
||||
|
Output Voltage |
IOL = 50μA |
|
4.5 |
|
|
0.0 |
|
0.1 |
|
0.1 |
|
0.1 |
|
|||
|
VIN = VIH or VIL |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
V |
= V |
IH |
or V |
IL |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
IN |
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
IOL = 4mA |
|
3.0 |
|
|
|
|
0.36 |
|
0.44 |
|
0.52 |
|
|||
|
|
IOL = 8mA |
|
4.5 |
|
|
|
|
0.36 |
|
0.44 |
|
0.52 |
|
|||
IIN |
Maximum Input Leakage |
VIN = 5.5 V or |
|
0 to 5.5 |
|
|
|
|
± 0.1 |
|
± 1.0 |
|
± 1.0 |
μA |
|||
|
Current |
GND |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
ICC |
Maximum Quiescent Supply |
VIN = VCC or GND |
5.5 |
|
|
|
|
2.0 |
|
20 |
|
40 |
μA |
||||
|
Current |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
ICCT |
Quiescent Supply Current |
Input: VIN = 3.4V |
5.5 |
|
|
|
|
1.35 |
|
1.50 |
|
1.65 |
mA |
||||
IOPD |
Output Leakage Current |
VOUT = 5.5V |
|
0.0 |
|
|
|
|
0.5 |
|
5.0 |
|
10 |
μA |
http://onsemi.com
2
MC74VHCT126A
AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3.0ns)
|
|
|
|
|
|
|
TA = 25°C |
|
|
|
TA = ≤ 85°C |
TA ≤ 125°C |
|
|||||
Symbol |
|
Parameter |
Test Conditions |
Min |
|
Typ |
|
Max |
|
Min |
Max |
Min |
Max |
Unit |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tPLH, |
Maximum Propagation |
VCC = 3.3 ± 0.3V CL = 15pF |
|
|
5.6 |
|
8.0 |
|
1.0 |
9.5 |
|
12.0 |
ns |
|||||
|
|
|
|
|
||||||||||||||
tPHL |
Delay, A to Y |
|
CL = 50pF |
|
|
8.1 |
|
11.5 |
|
1.0 |
13.0 |
|
16.0 |
|
||||
|
|
|
|
VCC = 5.0 ± 0.5V CL = 15pF |
|
|
3.8 |
|
5.5 |
|
1.0 |
6.5 |
|
8.5 |
|
|
||
|
|
|
|
|
CL = 50pF |
|
|
5.3 |
|
7.5 |
|
1.0 |
8.5 |
|
10.5 |
|
||
tPZL, |
Maximum Output Enable |
VCC = 3.3 ± 0.3V CL = 15pF |
|
|
5.4 |
|
8.0 |
|
1.0 |
9.5 |
|
11.5 |
ns |
|||||
tPZH |
|
|
|
RL = 1kΩ |
CL = 50pF |
|
|
|
|
|
|
|
|
|
|
|
|
|
TIme,OE |
to Y |
|
|
7.9 |
|
11.5 |
|
1.0 |
13.0 |
|
15.0 |
|
||||||
|
|
|
|
VCC = 5.0 ± 0.5V CL = 15pF |
|
|
3.6 |
|
5.1 |
|
1.0 |
6.0 |
|
7.5 |
|
|
||
|
|
|
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
RL = 1kΩ |
CL = 50pF |
|
|
5.1 |
|
7.1 |
|
1.0 |
8.0 |
|
9.5 |
|
|
|
tPLZ, |
Maximum Output Disable |
VCC = 3.3 ± 0.3V CL = 50pF |
|
|
9.5 |
|
13.2 |
|
1.0 |
15.0 |
|
18.0 |
ns |
|||||
tPHZ |
|
|
to Y |
RL = 1kΩ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Time,OE |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
VCC = 5.0 ± 0.5V CL = 50pF |
|
|
6.1 |
|
8.8 |
|
1.0 |
10.0 |
|
12.0 |
|
|||
|
|
|
|
RL = 1kΩ |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tOSLH, |
Output±to±Output Skew |
VCC = 3.3 ± 0.3V CL = 50pF |
|
|
|
|
1.5 |
|
|
1.5 |
|
2.0 |
|
ns |
||||
tOSHL |
|
|
|
(Note 1.) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VCC = 5.0 ± 0.5V CL = 50pF |
|
|
|
|
1.0 |
|
|
1.0 |
|
1.5 |
|
|
||
|
|
|
|
(Note 1.) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
Cin |
Maximum Input |
|
|
|
|
4 |
|
10 |
|
|
10 |
|
10 |
|
pF |
|||
|
Capacitance |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
Cout |
Maximum Three±State |
|
|
|
|
6 |
|
|
|
|
|
|
|
|
|
pF |
||
|
Output Capacitance (Output |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
in High Impedance State) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
Typical @ 25°C, VCC = 5.0V |
|
|
||||
CPD |
Power Dissipation Capacitance (Note 2.) |
|
|
|
|
|
|
|
|
|
15 |
|
|
|
pF |
1.Parameter guaranteed by design. tOSLH = |tPLHm ± tPLHn|, tOSHL = |tPHLm ± tPHLn|.
2.CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation: ICC(OPR) = CPD VCC fin + ICC / 4 (per buffer). CPD is used to determine the no±load dynamic power consumption; PD = CPD VCC2 fin + ICC VCC.
NOISE CHARACTERISTICS (Input tr = tf = 3.0ns, CL = 50pF, VCC = 5.0V)
|
|
TA = 25°C |
|
|
Symbol |
Characteristic |
Typ |
Max |
Unit |
|
|
|
|
|
VOLP |
Quiet Output Maximum Dynamic VOL |
0.3 |
0.8 |
V |
VOLV |
Quiet Output Minimum Dynamic VOL |
± 0.3 |
± 0.8 |
V |
VIHD |
Minimum High Level Dynamic Input Voltage |
|
3.5 |
V |
VILD |
Maximum Low Level Dynamic Input Voltage |
|
1.5 |
V |
http://onsemi.com
3