MOTOROLA MC74VHCT245AML2, MC74VHCT245AML1, MC74VHCT245AM, MC74VHCT245ADT, MC74VHCT245ADTR2 Datasheet

...
0 (0)
MOTOROLA MC74VHCT245AML2, MC74VHCT245AML1, MC74VHCT245AM, MC74VHCT245ADT, MC74VHCT245ADTR2 Datasheet

MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

Octal Bus Transceiver

The MC74VHCT245A is an advanced high speed CMOS octal bus transceiver fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

It is intended for two±way asynchronous communication between data buses. The direction of data transmission is determined by the level of the DIR input. The output enable pin (OE) can be used to disable the device, so that the buses are effectively isolated.

All inputs are equipped with protection circuits against static discharge. The VHCT inputs are compatible with TTL levels. This device can be used

as a level converter for interfacing 3.3V to 5.0V, because it has full 5V CMOS level output swings.

The VHCT245A input and output (when disabled) structures provide protection when voltages between 0V and 5.5V are applied, regardless of the supply voltage. These input and output structures help prevent device destruction caused by supply voltage ± input/output voltage mismatch, battery backup, hot insertion, etc.

High Speed: tPD = 4.9ns (Typ) at VCC = 5V

Low Power Dissipation: ICC = 4μA (Max) at TA = 25°C

TTL±Compatible Inputs: VIL = 0.8V; VIH = 2.0V

Power Down Protection Provided on Inputs and Outputs

Balanced Propagation Delays

Designed for 4.5V to 5.5V Operating Range

Low Noise: VOLP = 1.6V (Max)

Pin and Function Compatible with Other Standard Logic Families

Latchup Performance Exceeds 300mA

ESD Performance: HBM > 2000V; Machine Model > 200V

Chip Complexity: 304 FETs or 76 Equivalent Gates

APPLICATION NOTES

1.Do not force a signal on an I/O pin when it is an active output, damage may occur.

2.All floating (high impedence) input or I/O pins must be fixed by means of pull up or pull down resistors or bus terminator ICs.

LOGIC DIAGRAM

 

A1

2

18

B1

 

 

A2

3

17

B2

 

 

A3

4

16

B3

 

A A4

5

15

B4

B

DATA

A5

6

14

B5

DATA

PORT

PORT

 

7

13

 

 

A6

B6

 

 

A7

8

12

B7

 

 

A8

9

11

B8

 

 

DIR

1

 

 

 

 

OE

19

 

 

 

MC74VHCT245A

DW SUFFIX

20±LEAD SOIC PACKAGE

CASE 751D±04

DT SUFFIX

20±LEAD TSSOP PACKAGE

CASE 948E±02

M SUFFIX

20±LEAD SOIC EIAJ PACKAGE

CASE 967±01

ORDERING INFORMATION

MC74VHCTXXXADW SOIC

MC74VHCTXXXADT TSSOP

MC74VHCTXXXAM SOIC EIAJ

PIN ASSIGNMENT

DIR

1

20

 

VCC

 

 

 

 

 

 

A1

2

19

OE

A2

3

18

B1

A3

4

17

B2

A4

5

16

B3

A5

6

15

 

B4

A6

7

14

 

B5

A7

8

13

 

B6

A8

9

12

 

B7

GND

10

11

 

B8

 

 

 

 

 

 

FUNCTION TABLE

Control Inputs

 

 

 

 

 

 

 

OE

 

DIR

Operation

 

 

 

 

 

 

L

 

L

Data Tx from Bus B to Bus A

 

L

 

H

Data Tx from Bus A to Bus B

 

H

 

X

Buses Isolated (High±Z State)

 

 

 

 

 

6/97

Motorola, Inc. 1997

1

REV 0

MC74VHCT245A

MAXIMUM RATINGS*

VCC

DC Supply Voltage

 

± 0.5 to + 7.0

V

Vin

DC Input Voltage

 

± 0.5 to + 7.0

V

VI/O

DC Output Voltage

Outputs in 3±State

± 0.5 to + 7.0

V

 

 

High or Low State

± 0.5 to VCC + 0.5

 

IIK

Input Diode Current

 

± 20

mA

IOK

Output Diode Current (VOUT < GND; VOUT > VCC)

± 20

mA

Iout

DC Output Current, per Pin

 

± 25

mA

ICC

DC Supply Current, VCC and GND Pins

± 75

mA

PD

Power Dissipation in Still Air,

SOIC Packages²

500

mW

 

 

TSSOP Package²

450

 

 

 

 

 

 

Tstg

Storage Temperature

 

± 65 to + 150

_C

*Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute±maximum±rated conditions is not implied.

²Derating Ð SOIC Packages: ± 7 mW/ _C from 65_ to 125_C TSSOP Package: ± 6.1 mW/_C from 65_ to 125_C

RECOMMENDED OPERATING CONDITIONS

Symbol

Parameter

 

Min

Max

Unit

 

 

 

 

 

 

VCC

DC Supply Voltage

 

4.5

5.5

V

Vin

DC Input Voltage

 

0

5.5

V

VI/O

DC Output Voltage

Outputs in 3±State

0

5.5

V

 

 

High or Low State

0

VCC

 

TA

Operating Temperature

 

± 40

+ 85

_C

tr, tf

Input Rise and Fall Time

VCC =5.0V ±0.5V

0

20

ns/V

DC ELECTRICAL CHARACTERISTICS

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high±impedance circuit. For proper operation, Vin and Vout should be constrained to the

range GND v (Vin or Vout) v VCC. Unused inputs must always be

tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

 

 

 

 

 

 

 

 

VCC

 

TA = 25°C

 

TA = ± 40 to 85°C

 

 

 

Symbol

 

Parameter

Test Conditions

V

Min

 

Typ

 

Max

Min

Max

Unit

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VIH

Minimum High±Level

 

4.5 to

2.0

 

 

 

 

2.0

 

V

 

 

 

Input Voltage

 

 

5.5

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VIL

Maximum Low±Level

 

4.5 to

 

 

 

 

0.8

 

0.8

V

 

 

 

Input Voltage

 

 

5.5

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VOH

Minimum High±Level

IOH = ± 50μA

4.5

4.4

 

4.5

 

 

4.4

 

V

 

 

 

Output Voltage

 

 

 

 

 

 

 

 

 

 

 

 

 

V

= V

IH

or V

IL

IOH = ± 8mA

4.5

3.94

 

 

 

 

3.80

 

 

 

 

 

in

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VOL

Maximum Low±Level

IOL = 50μA

4.5

 

 

0.0

 

0.1

 

0.1

V

 

 

 

Output Voltage

 

 

 

 

 

 

 

 

 

 

 

 

 

V

= V

IH

or V

IL

IOL = 8mA

4.5

 

 

 

 

0.36

 

0.44

 

 

 

 

in

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Iin

Maximum Input

Vin = 5.5 V or GND

0 to 5.5

 

 

 

 

± 0.1

 

± 1.0

μA

 

 

 

Leakage Current

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IOZ

Maximum 3±State

Vin = VIL or VIH

5.5

 

 

 

 

± 0.25

 

± 2.5

μA

 

 

 

Leakage Current

Vout = VCC or GND

 

 

 

 

 

 

 

 

 

 

 

ICC

Maximum Quiescent

Vin = VCC or GND

5.5

 

 

 

 

4.0

 

40.0

μA

 

 

 

Supply Current

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ICCT

Quiescent Supply

Per Input: VIN = 3.4V

5.5

 

 

 

 

1.35

 

1.50

mA

 

 

 

Current

 

 

Other Input: VCC or GND

 

 

 

 

 

 

 

 

 

 

 

IOPD

Output Leakage

VOUT = 5.5V

0

 

 

 

 

0.5

 

5.0

μA

 

 

 

Current

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MOTOROLA

 

 

 

 

 

2

 

 

 

 

VHC Data ± Advanced CMOS Logic

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

DL203 Ð Rev 1

Loading...
+ 4 hidden pages