OKI MSM6596A-xxxJS, MSM6596A-xxxRS, MSM6596A-xxxGS-AK, MSM6596A-xxxGS-K Datasheet

E2D0039-39-21

This version: Feb. 1999

¡SemiconductorSemiconductor MSM6596A-xxx

Previous version: May. 1997

MSM6596A-xxx

2-Mbit Serial Voice ROM

GENERAL DESCRIPTION

The MSM6596A is the shorter-TAT processing version of the MSM6596.

The MSM6596A is a serial voice ROM with a 1,048,576-word ´ 1-bit ´ 2-bank configuration. The MSM6596A has a built-in internal address-generating circuit. A single, external clock input allows continuous, serial readoperations. Theinternaladdresses areautomaticallyincremented by 1 by read operation. 1024 words in X direction and 1024 words in Y direction can be addressed by inputting external serial addresses. Banks are switched with CS1 and CS2.

A read and playback device with predetermined messages can easily be configured by storing the voice data into the MSM6596A and combining it with one of OKI's recording and playback ICs and serial register IC.

AserialregisterisrequiredtodrivetheMSM6596AbytheMSM6388orMSM6588. (TheMSM6596A does not operate without a serial register.)

The major functional differences between the MSM6596A and MSM6596 are shown below.

MSM6596A DC Characteristics						VDD = 2.7 to 5.5 V,		Ta = –40 to +85°C
	Parameter	Symbol		Condition		Min.	Typ.		Max.	Unit
	Current consumption (1)	IDD		tRDC = 2.5 ms		—	9		20	mA
					Ta = –40	—	—		10
			CS1 = CS2 =		to +70°C
	Current consumption (2)	IDS								mA
			VDD	– 0.2 V
					Ta = –40	—	—		50
					to +85°C
MSM6596 DC Characteristics					Typical values are at VDD = 5.0 V, Ta = 25°C.
						VDD = 3.5 to 5.5 V, Ta = –40 to +85C°
	Parameter	Symbol		Condition		Min.	Typ.		Max.	Unit
	Current consumption (1)	IDD		tRDC = 2.5 ms		—	—		15	mA
	Current consumption (2)	IDS	CS1 = CS2 = VDD–0.2 V			—	—		10	mA
					Typical values are at VDD = 5.0 V, Ta = 25°C.

For other details, refer to individual sections in this data sheet.

FEATURES

• Configuration	:	1,048,576 words ´ 1 bit ´ 2 banks
• Serial access	:	Read cycle time of 2.5 ms
• Shorter-TAT processing
• Power-supply voltage	:	2.7 to 5.5 V
• Package options :
18-pin plastic QFJ (QFJ18-P-R290-1.27)		(Product name : MSM6596A-xxxJS)
24-pin plastic SOP (SOP24-P-430-1.27-K)		(Product name : MSM6596A-xxxGS-K)
18-pin plastic DIP (DIP18-P-300-2.54)		(Product name : MSM6596A-xxxRS)
30-pin plastic SSOP (SSOP30-P-56-0.65-K)		(Product name : MSM6596A-xxxGS-AK)

1/12

¡ Semiconductor		MSM6596A-xxx

BLOCK DIAGRAM

SADX
	Sin			X-ADDRESS			X-DECODER
	X-ADDRESS	REGISTER			COUNTER	10		Memory Cell
								Matrix
			10
						1		262144 ´ 8
						1			VDD
SASX	CK			LD CK					GND
SADY							Y-DECODER	MULTIPLEXER	TEST
	Sin								TESTO1
				Y-ADDRESS		6			TESTO2
	Y-ADDRESS	REGISTER	10		COUNTER
						3		MULTIPLEXER
SASY
	CK			LD CK					DOUT
TAS
RDCK
CS2	CS CONTROL
CS1

2/12

¡ Semiconductor

PIN CONFIGURATIONS (TOP VIEW)

	SASY						SADY				GND				DOUT
			2				1				18				17
CS2	3																		TESTO1
																		16
CS1	4																		NC
																		15
NC	5																		NC
																		14
SADX	6																		RDCK
																		13
SASX	7																		NC
																		12
			8				9				10				11
		TAS					DD				TEST				TESTO2
							V

NC: No connection

18-Pin Plastic QFJ

SADY	1			18	GND
SASY					DOUT
	2		17
CS2					TESTO1
	3		16
CS1					NC
	4		15
NC					NC
	5		14
SADX					RDCK
	6		13
SASX					NC
	7		12
TAS					TESTO2
	8		11
VDD					TEST
	9		10

NC: No connection

18-Pin Plastic DIP

MSM6596A-xxx

SADY				GND
	1		24
SASY				NC
	2		23
CS2				DOUT
	3		22
CS1				TESTO1
	4		21
NC				NC
	5		20
NC				NC
	6		19
NC	7		18	NC
NC	8		17	NC
SADX	9		16	NC
SASX				RDCK
	10		15
TAS	11		14	TESTO2
VDD	12		13	TEST

NC: No connection

24-Pin Plastic SOP

SADY				GND
	1		30
SASY				NC
	2		29
CS2				DOUT
	3		28
NC				TESTO1
	4		27
CS1				NC
	5		26
NC				NC
	6		25
NC				NC
	7		24
NC				NC
	8		23
NC				NC
	9		22
NC				NC
	10		21
NC				NC
	11		20
SADX				NC
	12		19
SASX				RDCK
	13		18
TAS				TESTO2
	14		17
VDD				TEST
	15		16

NC: No connection

30-Pin Plastic SSOP

3/12

¡ Semiconductor MSM6596A-xxx

PIN DESCRIPTIONS

		Pin				Symbol	Type	Description
	QFJ	SOP	DIP	SSOP
9		12	9	15		VDD	—	Power supply pin. Insert a bypass capacitor of 0.1 mF or more between this
								pin and the GND pin.
18		24	18	30		GND	—	Ground pin
								(SERIAL ADDRESS) This pin inputs the starting X address of a read operation.
6		9	6	12		SADX	I	Addressing in units of 1024 words is possible. The 1024-word address data
								can be input as 10-bit (AX0 - AX9) serial data via the SADX pin.
								(SERIAL ADDRESS) This pin inputs the starting Y address of a read operation.
1		1	1	1		SADY	I	Addressing in units of 1024 words is possible. The 1024-word address data
								can be input as 10-bit (AY0 - AY9) serial data via the SADY pin.
7		10	7	13		SASX	I	(SERIAL ADDRESS STROBE) This is the clock input pin which is used to store
								the serial address data of the X address into the device's internal register.
2		2	2	2		SASY	I	(SERIAL ADDRESS STROBE) This is the clock input pin which is used to store
								the serial address data of the Y address into the device's internal register.
								(TRANSFER ADDRESS STROBE) This is the input pin for loading the serial
8		11	8	14		TAS	I	address data into the internal address counter.
								The X and Y addresses are stored at the falling edge of TAS.
								(READ CLOCK) This is the clock input pin for reading information out of the data
13		15	13	18		RDCK	I	register. Internal operation starts at the falling edge of RDCK. The information
								in the data register is output on the DOUT pin. The internal address counter is
								automatically incremented at the falling edge of RDCK.
								(DATA OUT) The data output pin is always kept in a high-impedance state
17		22	17	28		DOUT	O	when RDCK or CS is kept "H". This pin reflects the "H" or "L" level data being
								read, and the current data is hold until ROCK is asserted "H".
4		4	4	5		CS1		(CHIP SELECT) When CS1 is set to "L", bank 1 is selected. When CS2 is set to
								"L", bank 2 is selected. Setting both CS1 and CS2 to "H" disables all input and
							I
								output pins. These pins enable parallel use of multiple serial voice ROMs by
3		3	3	3		CS2
								connecting the data output pins.
10		13	10	16		TEST	I	Pin for testing. Apply a "L" level.
	16	21	16	27		TESTO1	O	Pins for testing. Leave these pins open.
11		14	11	17		TESTO2

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	VDD	Ta = 25°C	–0.3 to +7.0	V
Input Voltage	VIN	Ta = 25°C	–0.3 to VDD+0.3	V
Storage Temperature	TSTG	—	–55 to +150	°C

4/12