November 1994
54F/74F253
Dual 4-Input Multiplexer with TRI-STATEÉ Outputs
General Description
The 'F253 is a dual 4-input multiplexer with TRI-STATEÉ outputs. It can select two bits of data from four sources using common select inputs. The output may be individually switched to a high impedance state with a HIGH on the respective Output Enable (OE) inputs, allowing the outputs to interface directly with bus oriented systems.
Features
YMultifunction capability
YNon-inverting TRI-STATE outputs
YGuaranteed 4000V minimum ESD protection
Commercial |
Military |
Package |
Package Description |
|
Number |
||||
|
|
|
||
|
|
|
|
|
74F253PC |
|
N16E |
16-Lead (0.300× Wide) Molded Dual-In-Line |
|
|
54F253DM (Note 2) |
J16A |
16-Lead Ceramic Dual-In-Line |
|
|
|
|
|
|
74F253SC (Note 1) |
|
M16A |
16-Lead (0.150× Wide) Molded Small Outline, JEDEC |
|
74F253SJ (Note 1) |
|
M16D |
16-Lead (0.300× Wide) Molded Small Outline, EIAJ |
|
|
54F253FM (Note 2) |
W16A |
16-Lead Cerpack |
|
|
|
|
|
|
|
54F253LL (Note 2) |
E20A |
20-Lead Ceramic Leadless Chip Carrier, Type C |
Note 1: Devices also available in 13× reel. Use suffix e SCX and SJX.
Note 2: Military grade device with environmental and burn-in processing. Use suffix e DMQB, FMQB and LMQB.
Logic Symbols |
Connection Diagrams |
|
|
Pin Assignment for |
Pin Assignment |
|
DIP, SOIC and Flatpak |
for LCC |
TL/F/9505 ± 3
IEEE/IEC
TL/F/9505 ± 1
TL/F/9505 ± 2
TL/F/9505 ± 5
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.
Outputs STATE-TRI with Multiplexer Input-4 Dual 54F/74F253
C1995 National Semiconductor Corporation |
TL/F/9505 |
RRD-B30M75/Printed in U. S. A. |
Unit Loading/Fan Out
|
|
|
|
|
54F/74F |
|
Pin Names |
Description |
|
|
|
|
U.L. |
Input IIH/IIL |
|||
|
|
|
|
||
|
|
|
|
HIGH/LOW |
Output IOH/IOL |
|
I0a ± I3a |
Side A Data Inputs |
1.0/1.0 |
20 mA/b0.6 mA |
|
|
I0b ± I3b |
Side B Data Inputs |
1.0/1.0 |
20 mA/b0.6 mA |
|
|
S0 ± S1 |
Common Select Inputs |
1.0/1.0 |
20 mA/b0.6 mA |
|
|
|
|
|
|
20 mA/b0.6 mA |
|
OEa |
Side A Output Enable Input (Active LOW) |
1.0/1.0 |
||
|
|
|
|
|
20 mA/b0.6 mA |
|
OEb |
Side B Output Enable Input (Active LOW) |
1.0/1.0 |
||
|
Za, Zb |
TRI-STATE Outputs |
150/40(33.3) |
b3 mA/24 mA (20 mA) |
|
Functional Description
This device contains two identical 4-input multiplexers with TRI-STATE outputs. They select two bits from four sources selected by common Select inputs (S0, S1). The 4-input mul-
tiplexers have individual Output Enable (OEa, OEb) inputs which, when HIGH, force the outputs to a high impedance (High Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:
Za e OEa # (I0a # S1 # S0 a I1a # S1 # S0 a
I2a # S1 # S0 a I3a # S1 # S0)
Zb e OEb # (I0b # S1 # S0 a I1b # S1 # S0 a
I2b # S1 # S0 a I3b # S1 # S0)
If the outputs of TRI-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to TRISTATE devices whose outputs are tied together are designed so that there is no overlap.
Truth Table
Select |
|
Data Inputs |
|
Output |
Output |
||||||
Inputs |
|
|
Enable |
||||||||
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
S0 |
S1 |
I0 |
I1 |
I2 |
I3 |
|
OE |
Z |
|||
X |
X |
X |
X |
X |
X |
|
H |
Z |
|||
L |
L |
L |
X |
X |
X |
|
L |
|
L |
||
L |
L |
H |
X |
X |
X |
|
L |
H |
|||
H |
L |
X |
L |
X |
X |
|
L |
|
L |
||
H |
L |
X |
H |
X |
X |
|
L |
H |
|||
L |
H |
X |
X |
L |
X |
|
L |
|
L |
||
L |
H |
X |
X |
H |
X |
|
L |
H |
|||
H |
H |
X |
X |
X |
L |
|
L |
|
L |
||
H |
H |
X |
X |
X |
H |
|
L |
H |
|||
|
|
|
|
|
|
|
|
|
|
|
|
Address inputs S0 and S1 are common to both sections.
H e HIGH Voltage Level
L e LOW Voltage Level
X e Immaterial
Z e High Impedance
Logic Diagram
TL/F/9505 ± 4
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
2
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Storage Temperature |
b65§C to a150§C |
Ambient Temperature under Bias |
b55§C to a125§C |
Junction Temperature under Bias |
b55§C to a175§C |
Plastic |
b55§C to a150§C |
VCC Pin Potential to |
b0.5V to a7.0V |
Ground Pin |
|
Input Voltage (Note 2) |
b0.5V to a7.0V |
Input Current (Note 2) |
b30 mA to a5.0 mA |
Voltage Applied to Output |
|
in HIGH State (with VCC e 0V) |
b0.5V to VCC |
Standard Output |
|
TRI-STATE Output |
b0.5V to a5.5V |
Current Applied to Output |
|
in LOW State (Max) |
twice the rated IOL (mA) |
ESD Last Passing Voltage (Min) |
4000V |
Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.
Note 2: Either voltage limit or current limit is sufficient to protect inputs.
Recommended Operating
Conditions
Free Air Ambient Temperature |
b55§C to a125§C |
Military |
|
Commercial |
0§C to a70§C |
Supply Voltage |
|
Military |
a4.5V to a5.5V |
Commercial |
a4.5V to a5.5V |
DC Electrical Characteristics
Symbol |
Parameter |
|
|
54F/74F |
|
Units |
VCC |
Conditions |
|
|
|
|
|
||||||
|
Min |
Typ |
Max |
||||||
|
|
|
|
|
|
|
|
|
|
VIH |
Input HIGH Voltage |
|
|
2.0 |
|
|
V |
|
Recognized as a HIGH Signal |
VIL |
Input LOW Voltage |
|
|
|
|
0.8 |
V |
|
Recognized as a LOW Signal |
VCD |
Input Clamp Diode Voltage |
|
|
|
b1.2 |
V |
Min |
IIN e b18 mA |
|
VOH |
Output HIGH |
54F |
10% VCC |
2.5 |
|
|
|
|
IOH e b1 mA |
|
Voltage |
54F |
10% VCC |
2.4 |
|
|
|
|
IOH e b3 mA |
|
|
74F |
10% VCC |
2.5 |
|
|
V |
Min |
IOH e b1 mA |
|
|
74F |
10% VCC |
2.4 |
|
|
IOH e b3 mA |
||
|
|
|
|
|
|
||||
|
|
74F |
5% VCC |
2.7 |
|
|
|
|
IOH e b1 mA |
|
|
74F |
5% VCC |
2.7 |
|
|
|
|
IOH e b3 mA |
VOL |
Output LOW |
54F |
10% VCC |
|
|
0.5 |
V |
Min |
IOL e 20 mA |
|
Voltage |
74F |
10% VCC |
|
|
0.5 |
IOL e 24 mA |
||
|
|
|
|
|
|||||
IIH |
Input HIGH |
54F |
|
|
|
20.0 |
mA |
Max |
VIN e 2.7V |
|
Current |
74F |
|
|
|
5.0 |
|||
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
IBVI |
Input HIGH Current |
54F |
|
|
|
100 |
mA |
Max |
VIN e 7.0V |
|
Breakdown Test |
74F |
|
|
|
7.0 |
|
||
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
ICEX |
Output HIGH |
54F |
|
|
|
250 |
mA |
Max |
VOUT e VCC |
|
Leakage Current |
74F |
|
|
|
50 |
|||
|
|
|
|
|
|
|
|||
VID |
Input Leakage |
74F |
|
4.75 |
|
|
V |
0.0 |
IID e 1.9 mA |
|
Test |
|
|
|
All Other Pins Grounded |
||||
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
IOD |
Output Leakage |
74F |
|
|
|
3.75 |
mA |
0.0 |
VIOD e 150 mV |
|
Circuit Current |
|
|
|
All Other Pins Grounded |
||||
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
IIL |
Input LOW Current |
|
|
|
|
b0.6 |
mA |
Max |
VIN e 0.5V |
IOZH |
Output Leakage Current |
|
|
|
50 |
mA |
Max |
VOUT e 2.7V |
|
IOZL |
Output Leakage Current |
|
|
|
b50 |
mA |
Max |
VOUT e 0.5V |
|
IOS |
Output Short-Circuit Current |
b60 |
|
b150 |
mA |
Max |
VOUT e 0V |
||
|
|
|
|
b100 |
|
b225 |
VOUT e 0V |
||
|
|
|
|
|
|
|
|||
IZZ |
Bus Drainage Test |
|
|
|
|
500 |
mA |
0.0V |
VOUT e VCC |
ICCH |
Power Supply Current |
|
|
|
11.5 |
16 |
mA |
Max |
VO e HIGH |
ICCL |
Power Supply Current |
|
|
|
16 |
23 |
mA |
Max |
VO e LOW |
ICCZ |
Power Supply Current |
|
|
|
16 |
23 |
mA |
Max |
VO e HIGH Z |
3
Loading...