INTEGRATED CIRCUITS
74F756
Octal inverter buffer (open-collector)
74F757
Octal buffer (open-collector)
74F760
Octal buffer (open-collector)
Product specification |
1989 Nov 27 |
IC15 Data Handbook
m n r
Philips Semiconductors |
Product specification |
|
|
|
|
|
|
|
Buffers |
74F756/74F757/74F760 |
|
74F756 Octal Inverter Buffer (Open Collector)
74F757 Octal Buffer (Open Collector)
74F760 Octal Buffer (Open Collector)
FEATURES
•Octal bus interface
•Open collector versions of 74F240, 74F241 and 74F244
DESCRIPTION
The 74F756, 74F757 and 74F760 are octal buffers that are ideal for driving bus lines of buffer memory address registers. The 74F756 is the open collector version of 74F240, 74F757 is the open collector version of 74F241 and 74760 is the open collector version of 74F244. These devices feature two Output Enables. OEa and OEb (or OEb for the 74F757), each controlling four of the outputs.
TYPE |
TYPICAL |
TYPICAL SUPPLY |
|
PROPAGATION DELAY |
CURRENT (TOTAL) |
|
|
|
74F756 |
9.0ns |
40mA |
|
|
|
74F757 |
9.0ns |
45mA |
|
|
|
74F760 |
9.0ns |
45mA |
ORDERING INFORMATION
|
ORDER CODE |
|
|
|
|
DESCRIPTION |
COMMERCIAL RANGE |
PKG DWG # |
|
VCC = 5V ±10%, Tamb = 0°C to +70°C |
|
20±pin plastic DIP |
N74F756N, N74F757AN, N74F760N |
SOT146-1 |
|
|
|
20±pin plastic SOL |
N74F756D, N74F757AD, N74F760D |
SOT163-1 |
|
|
|
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
|
|
|
PINS |
DESCRIPTION |
74F (U.L.) |
LOAD VALUE |
||||
|
|
|
HIGH/LOW |
HIGH/LOW |
||||||
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
Ian, Ibn |
Data inputs |
1.0/1.67 |
20μA/1.0mA |
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Output enable input (active Low) |
1.0/1.67 |
20μA/0.2mA |
OEa, OEb |
||||||||||
|
|
|
|
|
|
|
|
|
||
|
|
|
OEb |
Output enable input (active High 74F757) |
1.0/1.67 |
20μA/1.0mA |
||||
|
|
|
|
|
|
|
|
|
||
|
|
Yan, Ybn |
Data outputs (74F757, 74F760) |
OC/106.7 |
OC/64mA |
|||||
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
Data outputs (74F756) |
OC/106.7 |
OC/64mA |
|
|
Yan, Ybn |
||||||||
Notes:
One (1.0) FAST unit load is defined as: 20μA in the high state and 0.6mA in the Low state.
OC=Open Collector
1989 Nov 27 |
2 |
853±0270 98220 |
Philips Semiconductors |
Product specification |
|
|
|
|
Buffers |
74F756/74F757/74F760 |
|
|
|
|
PIN CONFIGURATION for 74F756
|
|
|
|
|
|
|
VCC |
||
|
OEa |
1 |
20 |
||||||
|
|
Ia0 |
2 |
19 |
|
|
|
||
|
|
OEb |
|||||||
|
|
|
|
3 |
18 |
|
|
||
|
Yb0 |
Ya0 |
|||||||
|
|
Ia1 |
4 |
17 |
Ib0 |
||||
|
|
|
|
5 |
16 |
|
|
||
|
Yb1 |
Ya1 |
|||||||
|
|
Ia2 |
6 |
15 |
Ib1 |
||||
|
|
|
|
7 |
14 |
|
|
||
|
Yb2 |
Ya2 |
|||||||
|
|
Ia3 |
8 |
13 |
Ib2 |
||||
|
|
|
|
9 |
12 |
|
|
||
|
Yb3 |
Ya3 |
|||||||
GND |
10 |
11 |
Ib3 |
||||||
|
|
|
|
|
|
SF00320 |
|||
|
|
|
|
|
|
|
|
|
|
LOGIC SYMBOL for 74F756
2 |
4 |
6 |
8 |
17 |
15 |
13 |
11 |
Ia0 Ia1 Ia2 Ia3 Ib0 Ib1 Ib2 Ib3
1 
OEa
19 
OEb
Ya0 Ya1 Ya2 Ya3 Yb0 Yb1 Yb2 Yb3
18 |
16 |
14 |
12 |
3 |
5 |
7 |
9 |
VCC = Pin 20
GND = Pin 10
SF00321
IEC/IEEE SYMBOL for 74F756
1
EN1
19
EN2
2 |
|
|
|
18 |
|
1 |
|
|
|||
4 |
|
16 |
|
||
|
|
|
|
||
|
|
|
|||
6 |
|
|
|
14 |
|
|
|
|
|||
|
|
|
|
|
|
8 |
|
|
|
12 |
|
|
|
|
|
|
|
17 |
2 |
|
3 |
|
|
15 |
|
5 |
|
||
|
|
|
|
||
|
|
|
|
|
|
13 |
|
|
|
7 |
|
|
|
|
|
|
|
11 |
|
|
|
9 |
|
|
|
|
|
SF01246 |
|
|
|
|
|
||
LOGIC DIAGRAM for 74F756
Ia0 |
2 |
18 |
Ya0 |
Ib0 |
17 |
3 |
Yb0 |
Ia1 |
4 |
16 |
Ya1 |
Ib1 |
15 |
5 |
Yb1 |
Ia2 |
6 |
14 |
Ya2 |
Ib2 |
13 |
7 |
Yb2 |
Ia3 |
8 |
12 |
Ya3 |
Ib3 |
11 |
9 |
Yb3 |
|
|
|
|
||||
OEb |
1 |
|
|
OEb |
19 |
|
|
VCC = Pin 20 |
|
GND = Pin 10 |
SF01247 |
|
FUNCTION TABLE for 74F756
|
|
|
|
INPUTS |
|
|
|
OUTPUTS |
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ia |
|
|
|
Ib |
|
|
|
|
|
|
|
OEa |
OEb |
Ya |
Yb |
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
L |
|
L |
|
L |
L |
|
H |
|
H |
|||
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
L |
|
H |
|
L |
H |
|
L |
|
L |
|||
|
|
|
|
|
|
|
|
|
|
|||||
|
|
H |
|
X |
|
H |
X |
H (off) |
H (off) |
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
H |
= |
High voltage level |
|
|
|
|
|
|
|
|
|
|||
L |
= |
Low voltage level |
|
|
|
|
|
|
|
|
|
|||
X |
= |
Don't care |
|
|
|
|
|
|
|
|
|
|||
1989 Nov 27 |
3 |
Philips Semiconductors |
Product specification |
|
|
|
|
Buffers |
74F756/74F757/74F760 |
|
|
|
|
PIN CONFIGURATION for 74F757
|
|
|
|
|
|
|
OEa |
1 |
20 |
VCC |
|
|
Ia0 |
2 |
19 |
OEb |
|
|
Yb0 |
3 |
18 |
Ya0 |
|
|
Ia1 |
4 |
17 |
Ib0 |
|
|
Yb1 |
5 |
16 |
Ya1 |
|
|
Ia2 |
6 |
15 |
Ib1 |
|
|
Yb2 |
7 |
14 |
Ya2 |
|
|
Ia3 |
8 |
13 |
Ib2 |
|
|
Yb3 |
9 |
12 |
Ya3 |
|
GND |
10 |
11 |
Ib3 |
||
|
|
|
|
SF01248 |
|
|
|
|
|
|
|
LOGIC SYMBOL for 74F757
|
|
2 |
4 |
6 |
8 |
17 |
15 |
13 |
11 |
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ia0 |
Ia1 |
Ia2 |
Ia3 |
Ib0 |
Ib1 |
Ib2 |
Ib3 |
||||||||
1 |
|
OEa |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
19 |
|
OEb |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
Ya0 Ya1 Ya2 Ya3 Yb0 Yb1 Yb2 Yb3 |
|||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
18 |
16 |
14 |
12 |
3 |
5 |
7 |
9 |
||||||||
VCC = Pin 20 |
SF01250 |
|
GND = Pin 10 |
||
|
IEC/IEEE SYMBOL for 74F757
1
EN1
19
EN2
2 |
|
|
|
|
18 |
1 |
|
||||
|
|
|
|
||
4 |
|
|
|
16 |
|
6 |
|
|
|
14 |
|
8 |
|
|
|
12 |
|
17 |
2 |
|
3 |
||
|
|
|
|
||
15 |
|
|
|
5 |
|
13 |
|
|
|
7 |
|
11 |
|
|
|
9 |
|
|
|
|
|
|
|
LOGIC DIAGRAM for 74F757
Ia0 2 |
18 |
|
17 |
3 |
Ya0 |
Ib0 |
Yb0 |
||
Ia1 4 |
16 |
Ya1 |
15 |
5 |
|
Ib1 |
Yb1 |
||
Ia2 6 |
14 |
|
13 |
7 |
|
Ya2 |
Ib2 |
Yb2 |
|
Ia3 8 |
12 |
|
11 |
9 |
|
Ya3 |
Ib3 |
Yb3 |
|
OEa 1 |
|
|
19 |
|
|
|
OEb |
|
VCC = Pin 20 |
|
GND = Pin 10 |
SF01251 |
FUNCTION TABLE for 74F757
|
|
|
|
INPUTS |
|
OUTPUTS |
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ia |
|
OEb |
Ib |
Ya |
Yb |
|
OEa |
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
L |
|
L |
|
H |
L |
L |
L |
|
|
|
|
|
|
|
|
|
|
|
|
L |
|
H |
|
H |
H |
H |
H |
|
|
|
|
|
|
|
|
|
|
|
|
H |
|
X |
|
L |
X |
H (off) |
H (off) |
|
|
|
|
|
|
|
|
|
|
H |
= |
High voltage level |
|
|
|
|
|||
L |
= |
Low voltage level |
|
|
|
|
|||
X |
= |
Don't care |
|
|
|
|
|||
SF01249
1989 Nov 27 |
4 |
Loading...