PEDR27V1602E-01-01
1Semiconductor
This version : Dec. 1999 Previous version: ----------
MR27V1602E |
Preliminary |
1,048,576–Word × 16–Bit or 2,097,152–Word × 8–Bit One Time PROM |
|
|
|
GENERAL DESCRIPTION
The MR27V1602E is a 16 Mbit electrically Programmable Read-Only Memory that can be electrically switched between 1,048,576-word × 16-bit and 2,097,152-word × 8-bit configurations. This device operates on a single +3.3V power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clocks, making this device easy-to-use.
The MR27V1602E is suitable as large-capacity fixed memory for microcomputers and data terminals. It is manufactured using a CMOS double silicon gate technology and is offered in 44-pin SOP, 44-pin TSOP(II) or 48-pin TSOP(I) packages.
FEATURES
∙ 1,048,576-word × |
16-bit/2,097,152-word × 8-bit electrically switchable configuration |
|
∙ +3.3 V power supply |
|
|
∙ Access time |
90 nS MAX |
|
∙ Operating current |
30 mA MAX |
|
∙ Standby current |
50 µA MAX |
|
∙ Input/Output TTL compatible |
|
|
∙ Three-state output |
|
|
∙ Packages: |
|
|
|
44-pin plastic SOP (SOP44-P-600-1.27-K) |
(Product Name : MR27V1602EMA) |
|
44-pin plastic TSOP (TSOP II 44-P-400-0.80-K) |
(Product Name : MR27V1602ETP) |
|
48-pin plastic TSOP (TSOP I 48-P-1220-0.50-K) |
(Product Name : MR27V1602ETN) |
1/11
|
PEDR27V1602E-01-01 |
1Semiconductor |
MR27V1602E |
PIN CONFIGURATION (TOP VIEW)
|
|
|
|
|
|
|
A15 |
1 |
48 |
A16 |
|
|
|
|
|
|
|
A14 |
2 |
47 |
BYTE/VPP |
|
|
|
|
|
|
NC |
A13 |
|
|
VSS |
NC |
1 |
|
44 |
3 |
46 |
|||||
A18 |
|
2 |
|
43 |
A19 |
A12 |
4 |
45 |
D15/A–1 |
|
|
|
|
|
|
|
A8 |
A11 |
5 |
|
D7 |
A17 |
|
3 |
|
42 |
44 |
|||||
|
|
|
|
|
|
A9 |
A10 |
6 |
|
D14 |
A7 |
|
4 |
|
41 |
43 |
|||||
|
|
|
|
|
|
A10 |
A9 |
7 |
|
D6 |
A6 |
|
5 |
|
40 |
42 |
|||||
|
|
|
|
|
|
A11 |
A8 |
8 |
|
D13 |
A5 |
|
6 |
|
39 |
41 |
|||||
|
|
|
|
|
|
A12 |
A19 |
9 |
|
D5 |
A4 |
|
7 |
|
38 |
40 |
|||||
|
|
|
|
|
|
A13 |
NC 10 |
|
D12 |
|
A3 |
|
8 |
|
37 |
39 |
|||||
|
|
|
|
|
|
A14 |
NC 11 |
|
D4 |
|
A2 |
|
9 |
|
36 |
38 |
|||||
|
|
|
|
|
|
A15 |
NC 12 |
|
VCC |
|
A1 |
|
10 |
|
35 |
37 |
|||||
|
|
|
|
|
|
A16 |
NC 13 |
|
D11 |
|
A0 |
|
11 |
|
34 |
36 |
|||||
CE |
|
|
|
|
|
BYTE/VPP |
NC 14 |
|
D3 |
|
|
12 |
33 |
35 |
|||||||
|
|
|
|
|
VSS |
NC 15 |
|
D10 |
||
VSS |
|
13 |
|
32 |
34 |
|||||
|
|
|
|
|
|
D2 |
||||
OE |
|
14 |
|
31 |
D15/A–1 |
A18 |
16 |
33 |
||
|
|
|
|
|
|
D7 |
A17 |
17 |
|
D9 |
D0 |
|
15 |
|
30 |
32 |
|||||
|
|
|
|
|
|
D14 |
A7 |
18 |
|
D1 |
D8 |
|
16 |
|
29 |
31 |
|||||
|
|
|
|
|
|
D6 |
A6 |
19 |
|
D8 |
D1 |
|
17 |
|
28 |
30 |
|||||
|
|
|
|
|
|
D13 |
A5 |
20 |
29 |
D0 |
D9 |
|
18 |
|
27 |
||||||
|
|
|
|
|
|
|
A4 |
21 |
|
OE |
D2 |
|
19 |
|
26 |
D5 |
28 |
||||
|
|
|
|
|
|
|
A3 |
22 |
|
VSS |
D10 |
|
20 |
|
25 |
D12 |
27 |
||||
|
|
|
|
|
|
|
|
23 |
|
CE |
D3 |
|
21 |
|
24 |
D4 |
A2 |
26 |
|||
|
|
|
|
|
|
|
|
24 |
|
A0 |
D11 |
|
22 |
|
23 |
VCC |
A1 |
25 |
|||
|
|
|
|
|
48-pin TSOP(I) |
|
||||
44-pin SOP, TSOP(II) |
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
Pin name |
|
|
|
|
|
|
|
|
Functions |
|
|
|
|
|
|
|
|
|
|
||
D15/A–1 |
|
|
|
|
|
Data output/Address input |
|
|
||
|
|
|
|
|
|
|
|
|
|
|
A0 to A19 |
|
|
|
|
|
Address input |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
D0 to D14 |
|
|
|
|
|
Data output |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CE |
|
|
|
|
|
Chip enable |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
OE |
|
|
|
|
|
Output enable |
|
|
|
|
|
|
|
|
|
|
|
||||
BYTE/VPP |
|
|
|
|
|
Mode switch/Program power supply voltage |
||||
VCC |
|
|
|
|
|
Power supply voltage |
|
|
|
|
VSS |
|
|
|
|
|
GND |
|
|
|
|
NC |
|
|
|
|
|
Non connection |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2/11
1Semiconductor
BLOCK DIAGRAM
A0 |
|
A1 |
|
A2 |
|
A3 |
|
A4 |
|
A5 |
|
A6 |
Buffer |
A7 |
|
A8 |
|
A9 |
Address |
A13 |
|
A10 |
|
A11 |
|
A12 |
|
A14 |
|
A15 |
|
A16 |
|
A17 |
|
A18 |
|
A19 |
|
A–1
CE
CE
Column Decoder Row Decoder
PEDR27V1602E-01-01
MR27V1602E
× 8/× 16 Switch
OE BYTE/VPP
OE PGM
Memory Cell Matrix
1,048,576 × 16-Bit or 2,097,152 × 8-Bit
Multiplexer
Output Buffer
D0 |
D2 |
D4 |
D6 |
D8 |
D10 |
D12 |
D14 |
||
D1 |
D3 |
D5 |
D7 |
D9 |
D11 |
D13 |
D15 |
In 8-bit output mode, these pins are three-stated and pin D15 functions as the A-1 address pin.
FUNCTION TABLE
Mode |
CE |
OE |
BYTE/VPP |
VCC |
D0 to D7 |
D8 to D14 |
D15/A–1 |
Read (16-Bit) |
L |
L |
H |
|
|
DOUT |
|
Read (8-Bit) |
L |
L |
L |
|
DOUT |
Hi–Z |
L/H |
Output disable |
L |
H |
H |
3.3 V |
|
Hi–Z |
|
|
|
|
|||||
L |
|
|
|||||
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
Standby |
H |
|
H |
|
|
Hi–Z |
|
|
|
|
|
||||
L |
|
|
|
||||
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
Program |
L |
H |
|
|
|
DIN |
|
Program inhibit |
H |
H |
9.75 V |
4.0 V |
|
Hi–Z |
|
|
|
|
|
|
|
|
|
Program verify |
H |
L |
|
|
|
DOUT |
|
: Don’t Care (H or L)
3/11
|
PEDR27V1602E-01-01 |
1Semiconductor |
MR27V1602E |
ABSOLUTE MAXIMUM RATINGS
Parameter |
Symbol |
Condition |
Value |
Unit |
|
|
|
|
|
|
|
Operating temperature under bias |
Ta |
— |
0 to 70 |
°C |
|
|
|
|
|
||
Storage temperature |
Tstg |
–55 to 125 |
°C |
||
|
|||||
|
|
|
|
|
|
Input voltage |
VI |
|
–0.5 to VCC+0.5 |
V |
|
Output voltage |
VO |
relative to VSS |
–0.5 to VCC+0.5 |
V |
|
Power supply voltage |
VCC |
–0.5 to 5 |
V |
||
|
|||||
Program power supply voltage |
VPP |
|
–0.5 to 11.5 |
V |
|
Power dissipation per package |
PD |
— |
1.0 |
W |
RECOMMENDED OPERATING CONDITIONS
(Ta = 0 to 70°C)
Parameter |
Symbol |
Condition |
Min. |
Typ. |
Max. |
Unit |
|
|
|
|
|
|
|
|
|
VCC power supply voltage |
VCC |
|
3.0 |
— |
3.6 |
V |
|
VPP power supply voltage |
VPP |
VCC = 3.0 to 3.6 V |
–0.5 |
— |
VCC+0.5 |
V |
|
Input “H” level |
VIH |
2.2 |
— |
VCC+0.5 |
V |
||
|
|||||||
Input “L” level |
VIL |
|
–0.5 |
— |
0.6 |
V |
Voltage is relative to VSS.
: Vcc+1.5V(Max.) when pulse width of overshoot is less than 10ns.: -1.5V(Min.) when pulse width of undershoot is less than 10ns.
4/11