74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS
SCAS214A ± JULY 1987 ± REVISED APRIL 1996
D Eight D-Type Flip-Flops in a Single Package |
DB, DW, OR NT PACKAGE |
|||||||
D 3-State Bus-Driving True Outputs |
|
|
(TOP VIEW) |
|
|
|
||
|
|
|
|
|
|
|
||
D Full Parallel Access for Loading |
1Q |
|
|
|
|
|||
|
1 |
24 |
|
OE |
|
|||
|
|
|
||||||
D |
Flow-Through Architecture Optimizes |
2Q |
|
2 |
23 |
1D |
||
|
||||||||
|
PCB Layout |
3Q |
|
3 |
22 |
2D |
||
|
|
|||||||
D Center-Pin VCC and GND Configurations |
4Q |
|
4 |
21 |
3D |
|||
|
||||||||
GND |
|
5 |
20 |
4D |
||||
|
Minimize High-Speed Switching Noise |
|
||||||
|
GND |
|
6 |
19 |
VCC |
|||
D |
EPICt (Enhanced-Performance Implanted |
|
||||||
GND |
|
|
|
|||||
|
CMOS) 1-mm Process |
|
7 |
18 |
VCC |
|||
|
GND |
|
|
|
||||
D 500-mA Typical Latch-Up Immunity at |
|
8 |
17 |
5D |
||||
5Q |
|
9 |
16 |
6D |
||||
|
||||||||
|
125°C |
|
||||||
|
6Q |
|
10 |
15 |
7D |
|||
|
|
|||||||
D Package Options Include Plastic |
|
|||||||
7Q |
|
11 |
14 |
8D |
||||
|
||||||||
|
Small-Outline (DW) and Shrink |
8Q |
|
12 |
13 |
CLK |
||
|
|
|||||||
|
Small-Outline (DB) Packages, and Standard |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Plastic 300-mil DIPs (NT) |
|
|
|
|
|
|
|
description
This 8-bit flip-flop features 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The eight flip-flops of the 74AC11374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic levels set up at the D inputs.
The output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines signigicantly. The high-impedance third state provides the capability to drive the bus lines in a bus-organized system without need for interface or pullup components.
OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
The 74AC11374 is characterized for operation from ±40°C to 85°C.
FUNCTION TABLE (each flip-flop)
|
|
INPUTS |
|
OUTPUT |
|
|
CLK |
D |
Q |
|
OE |
|||
|
L |
↑ |
H |
H |
|
L |
↑ |
L |
L |
|
L |
L |
X |
Q0 |
|
L |
H |
X |
Q0 |
|
L |
↓ |
X |
Q0 |
|
H |
X |
X |
Z |
|
|
|
|
|
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright 1996, Texas Instruments Incorporated
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265 |
1 |
74AC11374
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS
SCAS214A ± JULY 1987 ± REVISED APRIL 1996
logic symbol²
OE |
24 |
EN |
|
CLK |
13 |
C1 |
|
23 |
|
1 |
|
|
1D |
1D |
1Q |
|||
22 |
2 |
||||
2D |
|
2Q |
|||
|
|||||
|
|
|
|||
21 |
|
3 |
|||
3D |
|
3Q |
|||
|
|||||
|
|
|
|||
20 |
|
4 |
|||
4D |
|
4Q |
|||
|
|||||
|
|
|
|||
17 |
|
9 |
|||
5D |
|
5Q |
|||
|
|||||
|
|
|
|||
16 |
|
10 |
|||
6D |
|
6Q |
|||
|
|||||
|
|
|
|||
15 |
|
11 |
|||
7D |
|
7Q |
|||
|
|||||
|
|
|
|||
14 |
|
12 |
|||
8D |
|
8Q |
|||
|
|||||
|
|
|
|||
|
|
|
|||
|
|
|
|
|
² This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)
24
OE
13
CLK |
|
|
|
C1 |
1 |
1D |
23 |
1Q |
1D |
|
|
|
C1 |
2 |
2D |
22 |
2Q |
1D |
|
|
|
C1 |
3 |
3D |
21 |
3Q |
1D |
|
|
|
C1 |
4 |
4D |
20 |
4Q |
1D |
|
|
|
C1 |
9 |
5D |
17 |
5Q |
1D |
|
|
|
C1 |
10 |
6D |
16 |
6Q |
1D |
|
|
|
C1 |
11 |
7D |
15 |
7Q |
1D |
|
|
|
C1 |
12 |
8D |
14 |
8Q |
1D |
|
2 |
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265 |
74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS
SCAS214A ± JULY 1987 ± REVISED APRIL 1996
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)²
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . ±0.5 V to 7 |
V |
Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
±0.5 V to VCC + 0.5 |
V |
Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
±0.5 V to VCC + 0.5 |
V |
Input clamp current, IIK (VI < 0 or VI > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . . . . . ±20 mA |
|
Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . . . . . ±50 mA |
|
Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . . . . . ±50 mA |
|
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . . . . ±200 mA |
|
Maximum power dissipation at TA = 55°C (in still air) (see Note 2): DB package . . . . . . |
. . . . . . . . . . . . 0.65 W |
|
DW package . . . . . |
. . . . . . . . . . . . . 1.7 W |
|
NT package . . . . . . |
. . . . . . . . . . . . . 1.3 W |
|
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . ±65°C to 150°C |
²Stresses beyond those listed under ªabsolute maximum ratingsº may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under ªrecommended operating conditionsº is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2.The maximum package power dissipation is calculated using a junction temperature of 150_C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.
recommended operating conditions
|
|
|
|
|
MIN |
NOM |
MAX |
UNIT |
|
|
|
|
|
|
|
|
|
VCC |
Supply voltage |
|
|
|
3 |
5 |
5.5 |
V |
|
|
|
VCC = 3 V |
2.1 |
|
|
|
|
VIH |
High-level input voltage |
|
VCC = 4.5 V |
3.15 |
|
|
V |
|
|
|
|
VCC = 5.5 V |
3.85 |
|
|
|
|
|
|
|
VCC = 3 V |
|
|
0.9 |
|
|
VIL |
Low-level input voltage |
|
VCC = 4.5 V |
|
|
1.35 |
V |
|
|
|
|
VCC = 5.5 V |
|
|
1.65 |
|
|
VI |
Input voltage |
|
|
|
0 |
|
VCC |
V |
VO |
Output voltage |
|
|
|
0 |
|
VCC |
V |
|
|
|
VCC = 3 V |
|
|
±4 |
|
|
IOH |
High-level output current |
|
VCC = 4.5 V |
|
|
±24 |
mA |
|
|
|
|
VCC = 5.5 V |
|
|
±24 |
|
|
|
|
|
VCC = 3 V |
|
|
12 |
|
|
IOL |
Low-level output current |
|
VCC = 4.5 V |
|
|
24 |
mA |
|
|
|
|
VCC = 5.5 V |
|
|
24 |
|
|
Dt/Dv Input transition rise or fall rate |
|
Data |
0 |
|
10 |
ns/V |
||
|
|
|
|
|
|
|||
|
|
|
|
|
|
|||
|
OE |
0 |
|
5 |
||||
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
TA |
Operating free-air temperature |
|
|
|
±40 |
|
85 |
°C |
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265 |
3 |