74AC11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SCAS499A ± DECEMBER 1986 ± REVISED APRIL 1996
DCenter-Pin VCC and GND Configurations Minimize High-Speed Switching Noise
DEPIC (Enhanced-Performance Implanted CMOS) 1- m Process
D500-mA Typical Latch-Up Immunity at
125°C
DPackage Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N)
description
D, N, OR PW PACKAGE
(TOP VIEW)
|
|
|
|
|
|
|
|
1PRE |
|
1 |
14 |
1CLK |
|||
|
1Q |
|
2 |
13 |
1D |
||
|
|
||||||
|
|
|
|
|
|
|
|
|
1Q |
|
3 |
12 |
1CLR |
||
GND |
|
4 |
11 |
VCC |
|||
|
|||||||
|
|||||||
|
|
|
|
|
|
|
|
|
2Q |
|
5 |
10 |
2CLR |
||
|
2Q |
|
6 |
9 |
2D |
||
|
|
||||||
|
2PRE |
|
7 |
8 |
2CLK |
||
|
|
|
|
|
|
|
|
This device contains two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input that meets the setup-time requirements are transferred to the outputs on the low-to-high transition of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.
The 74AC11074 is characterized for operation from ±40°C to 85°C.
FUNCTION TABLE
|
|
|
INPUTS |
|
OUTPUT |
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CLK |
D |
Q |
|
|
|
|
|
PRE |
|
CLR |
|
Q |
|
||||
|
L |
H |
X |
X |
H |
|
L |
|||
|
H |
L |
X |
X |
L |
|
H |
|||
|
L |
L |
X |
X |
H² |
H² |
||||
|
H |
H |
° |
H |
H |
|
L |
|||
|
H |
H |
° |
L |
L |
|
H |
|||
|
H |
H |
L |
X |
Q0 |
|
||||
|
Q |
0 |
||||||||
²This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright 1996, Texas Instruments Incorporated
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265 |
1 |
74AC11074
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SCAS499A ± DECEMBER 1986 ± REVISED APRIL 1996
logic symbol²
|
|
1 |
|
|
|
|
|
|
1PRE |
|
|
S |
2 |
|
|
||
|
|
|||||||
14 |
|
|
|
1Q |
||||
|
|
|||||||
1CLK |
|
|
C1 |
|
|
|
||
|
|
|
|
|
||||
13 |
|
|
|
|
|
|||
|
1D |
|
|
1D |
3 |
|
|
|
|
|
|
|
|||||
|
|
12 |
|
|
|
1Q |
||
1CLR |
|
|
R |
|
|
|
||
|
|
|
|
|
||||
|
|
7 |
|
|
|
|
|
|
2PRE |
|
|
|
6 |
|
|
||
|
|
|
|
|
||||
8 |
|
|
2Q |
|||||
|
|
|
||||||
2CLK |
|
|
|
|
|
|
||
|
|
|
|
|
|
|||
9 |
|
|
|
|
|
|||
|
2D |
|
|
5 |
|
|
||
|
|
|
|
|||||
|
|
10 |
|
|
|
2Q |
||
|
|
|
||||||
2CLR |
|
|
|
|
|
|||
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
² This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)³
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . ±0.5 V to 7 |
V |
Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
±0.5 V to VCC + 0.5 |
V |
Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
±0.5 V to VCC + 0.5 |
V |
Input clamp current, IIK (VI < 0 or VI > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . . . . . ±20 mA |
|
Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . . . . . ±50 mA |
|
Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . . . . . ±50 mA |
|
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . . . ± 100 mA |
|
Maximum power dissipation at TA = 55°C (in still air) (see Note 2): D package . . . . . . . |
. . . . . . . . . . . 1.25 W |
|
N package . . . . . . . |
. . . . . . . . . . . . 1.1 W |
|
PW package . . . . . |
. . . . . . . . . . . . 0.5 W |
|
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . ±65°C to 150°C |
|
³ Stresses beyond those listed under ªabsolute maximum ratingsº may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under ªrecommended operating conditionsº is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2.The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.
2 |
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265 |
Loading...