April 2012
FSL106HR
Green Mode Fairchild Power Switch (FPS™)
Features
Internal Avalanche-Rugged SenseFET (650V)
Under 50mW Standby Power Consumption at 265VAC, No-load Condition with Burst Mode
Precision Fixed Operating Frequency with Frequency Modulation for Attenuating EMI
Internal Startup Circuit
Built-in Soft-Start: 20ms
Pulse-by-Pulse Current Limiting
Various Protections: Over-Voltage Protection (OVP), Overload Protection (OLP), Output-Short Protection (OSP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdown Function with Hysteresis (TSD)
Auto-Restart Mode
Under-Voltage Lockout (UVLO)
Low Operating Current: 1.8mA
Adjustable Peak Current Limit
Applications
SMPS for VCR, STB, DVD, & DVCD Players
SMPS for Home Appliance
Adapter
Related Resources
AN-4137 — Design Guidelines for Off-line Flyback Converters using FPS™
AN-4141 — Troubleshooting and Design Tips for Fairchild Power Switch (FPS™) Flyback Applications
AN-4147 — Design Guidelines for RCD Snubber of Flyback
Fairchild Power Supply WebDesigner — Flyback Design & Simulation - In Minutes at No Expense
Description
The FSL106HR integrated Pulse Width Modulator (PWM) and SenseFET is specifically designed for highperformance offline Switch-Mode Power Supplies (SMPS) with minimal external components. FSL106HR includes integrated high-voltage power switching regulators that combine an avalanche-rugged SenseFET with a current-mode PWM control block.
The integrated PWM controller includes: Under-Voltage Lockout (UVLO) protection, Leading-Edge Blanking (LEB), a frequency generator for EMI attenuation, an optimized gate turn-on/turn-off driver, Thermal Shutdown (TSD) protection, and temperaturecompensated precision current sources for loop compensation and fault protection circuitry. The FSL106HR offers good soft-start performance. When compared to a discrete MOSFET and controller or RCC switching converter solution, the FSL106HR reduces total component count, design size, and weight; while increasing efficiency, productivity, and system reliability. This device provides a basic platform that is well suited for the design of cost-effective flyback converters.
Maximum Output Power(1)
230VAC ± 15%(2) |
85-265VAC |
||
Adapter(3) |
Open |
Adapter(3) |
Open |
|
Frame |
|
Frame |
9W |
13W |
8W |
10W |
Notes:
1.The junction temperature can limit the maximum output power.
2.230VAC or 100/115VAC with doubler.
3.Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient.
Ordering Information
Part Number |
Operating |
Top Mark |
Package |
Packing Method |
Temperature Range |
||||
|
|
|
|
|
FSL106HR |
-40 to 105°C |
FSL106HR |
8-Lead, Dual Inline Package (DIP) |
Rail |
(FPS™) Switch Power Fairchild Mode Green — FSL106HR
© 2010 Fairchild Semiconductor Corporation |
www.fairchildsemi.com |
FSL106HR • Rev. 1.0.1 |
|
Typical Application Diagram |
|
|
|
|
Power Fairchild Mode Green —FSL106HR |
|||
|
|
|
Figure 1. Typical Application |
|
|
|||
|
|
|
|
|
Switch |
|||
Internal Block Diagram |
|
|
|
|
|
|||
|
|
|
V C C |
|
|
V ST R |
D ra in |
(FPS™) |
|
|
|
2 |
|
|
5 |
6 ,7 ,8 |
|
|
|
|
|
|
|
IC H |
|
|
|
|
|
|
|
|
|
|
|
|
V B U R L/V B U R H |
8 V /1 2V |
|
V CC Good |
|
Inte rna l |
|
|
|
|
|
|
V R EF |
|
|||
|
|
|
|
|
|
B ia s |
|
|
|
V CC |
V CC |
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
R a ndom |
|
O S C |
|
|
|
|
ID EL A Y |
IF B |
Fre que nc y |
|
|
|
|
|
|
G e ne ra tor |
|
S |
Q |
|
|
||
|
|
|
|
|
|
|||
V F B |
3 |
|
2 .5 R |
P W M |
Q |
G a te |
|
|
|
|
|
|
R |
Driv e r |
|
||
IPK |
4 |
|
R |
|
|
|
|
|
O n -Tim e |
|
|
|
LE B |
|
|
||
|
|
S oft |
|
|
|
|
||
|
|
D e te c tor |
S ta rt |
|
|
|
|
|
|
|
O S P |
|
|
|
|
|
|
|
|
|
|
S |
Q |
|
1 G N D |
|
|
V SD |
|
|
|
|
|
||
|
|
|
|
|
A O C P |
|
|
|
|
V C C |
|
V CC Good |
R |
Q |
V AO C P |
|
|
|
|
|
|
|||||
|
V O VP |
TS D |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Figure 2. Internal Block Diagram |
|
|
|
||
© 2010 Fairchild Semiconductor Corporation |
|
|
|
|
www.fairchildsemi.com |
|
||
FSL106HR • Rev. 1.0.1 |
|
|
2 |
|
|
|
|
|
Pin Configuration
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Figure 3. Pin Configuration |
||||
Pin Definitions |
|
|
|
|
|
||
|
|
|
|
||||
Pin # |
Name |
|
Description |
||||
1 |
GND |
|
Ground. SenseFET source terminal on the primary side and internal control ground. |
||||
|
|
|
Positive Supply Voltage Input. Although connected to an auxiliary transformer winding, |
||||
2 |
VCC |
|
current is supplied from pin 5 (VSTR) via an internal switch during startup (see Figure 2 ). Once |
||||
|
VCC reaches the UVLO upper threshold (12V), the internal startup switch opens and device |
||||||
|
|
|
|||||
|
|
|
power is supplied via the auxiliary transformer winding. |
||||
|
|
|
Feedback Voltage. The non-inverting input to the PWM comparator, it has a 0.4mA current |
||||
3 |
VFB |
|
source connected internally, while a capacitor and opto-coupler are typically connected |
||||
|
externally. There is a delay while charging external capacitor CFB from 2.4V to 6V using an |
||||||
|
|
|
internal 5µA current source. This delay prevents false triggering under transient conditions, but |
||||
|
|
|
still allows the protection mechanism to operate under true overload conditions. |
||||
4 |
IPK |
|
Peak Current Limit. Adjusts the peak current limit of the SenseFET. The feedback 0.4mA |
||||
|
current source is diverted to the parallel combination of an internal 6kΩ resistor and any |
||||||
|
|
|
external resistor to GND on this pin to determine the peak current limit. |
||||
5 |
VSTR |
|
Startup. Connected to the rectified AC line voltage source. At startup, the internal switch |
||||
|
supplies internal bias and charges an external storage capacitor placed between the VCC pin |
||||||
|
|
|
and ground. Once VCC reaches 12V, the internal switch is opened. |
||||
6, 7, 8 |
Drain |
|
Drain. Designed to connect directly to the primary lead of the transformer and capable of |
||||
|
switching a maximum of 650V. Minimizing the length of the trace connecting these pins to the |
||||||
|
|
|
transformer decreases leakage inductance. |
||||
(FPS™) Switch Power Fairchild Mode Green — FSL106HR
© 2010 Fairchild Semiconductor Corporation |
www.fairchildsemi.com |
FSL106HR • Rev. 1.0.1 |
3 |
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. TJ = 25°C, unless otherwise specified.
Symbol |
Parameter |
Min. |
Max. |
Unit |
|
|
|
|
|
VSTR |
VSTR Pin Voltage |
-0.3 |
650.0 |
V |
VDS |
Drain Pin Voltage |
-0.3 |
650.0 |
V |
VCC |
Supply Voltage |
|
26 |
V |
VFB |
Feedback Voltage Range |
-0.3 |
12.0 |
V |
ID |
Continuous Drain Current |
|
0.7 |
A |
IDM |
Drain Current Pulsed(4) |
|
2.8 |
A |
EAS |
Single Pulsed Avalanche Energy(5) |
|
15 |
mJ |
PD |
Total Power Dissipation |
|
1.5 |
W |
TJ |
Operating Junction Temperature |
Internally Limited |
°C |
|
TA |
Operating Ambient Temperature |
-40 |
+105 |
°C |
TSTG |
Storage Temperature |
-55 |
+150 |
°C |
ESD |
Human Body Model, JESD22-A114(6) |
5 |
|
KV |
Charged Device Model, JESD22-C101(6) |
2 |
|
||
|
|
|
||
ΘJA |
Junction-to-Ambient Thermal Resistance(7,8) |
|
80 |
°C/W |
ΘJC |
Junction-to-Case Thermal Resistance(7,9) |
|
19 |
°C/W |
ΘJT |
Junction-to-Top Thermal Resistance(7,10) |
|
33.7 |
°C/W |
Notes:
4.Repetitive rating: pulse width limited by maximum junction temperature.
5.L=30mH, starting TJ=25°C.
6.Meets JEDEC standards JESD 22-A114 and JESD 22-C101.
7.All items are tested with the standards JESD 51-2 and JESD 51-10.
8.ΘJA free-standing, with no heat-sink, under natural convection.
9.ΘJC junction-to-lead thermal characteristics under ΘJA test condition. TC is measured on the source #7 pin closed to plastic interface for ΘJA thermo-couple mounted on soldering.
10.ΘJT junction-to-top of thermal characteristic under ΘJA test condition. Tt is measured on top of package. Thermocouple is mounted in epoxy glue.
(FPS™) Switch Power Fairchild Mode Green — FSL106HR
© 2010 Fairchild Semiconductor Corporation |
www.fairchildsemi.com |
FSL106HR • Rev. 1.0.1 |
4 |
Loading...