SANYO LC866448B, LC866444B, LC866436B, LC866432B, LC866420B Datasheet

...

0 (0)

SANYO LC866448B, LC866444B, LC866436B, LC866432B, LC866420B Datasheet

Ordering number : ENN*6699

CMOS IC

LC866448B/44B/40B/36B/32B/28B/24B/20B/16B/12B/08B

8-Bit Single Chip Microcontroller

Preliminary

Overview

The LC866448B/44B/40B/36B/32B/28B/24B/20B/16B/12B/08B microcontrollers are 8-bit single chip microcontrollers with the following on-chip functional blocks:

-CPU : Operable at a minimum bus cycle time of 0.5µs (microsecond)

-On-chip ROM Maximum Capacity : 48K bytes

-On-chip RAM Capacity : 1152/768/640/512 bytes

(LC866448B/44B/40B/36B/32B/28B/24B/20B/16B/12B/08B) - 16-bit timer /counter (or two 8-bit timers)

- 16-bit timer /PWM (or two 8-bit timers) - 8-channel × 8-bit AD converter

- Two 8-bit synchronous serial-interface circuits (1-channel × 16bit, 1-channel × 8bit) - 14-source 10-vectored interrupt system

All of the above functions are fabricated on a single chip.

Ver.1.05

91400 RM (IM) SK No.6699-1/21

O0499

LC866448B/44B/40B/36B/32B/28B/24B/20B/16B/12B/08B

Features

(1) Read-Only Memory (ROM)	: LC866448B	49152 ×		8 bits
	: LC866444B	45056 ×		8 bits
	: LC866440B	40960 ×		8 bits
	: LC866436B	36864 ×		8 bits
	: LC866432B	32768 ×		8 bits
	: LC866428B	28672 ×		8 bits
	: LC866424B	24576 ×		8 bits
	: LC866420B	20480 ×		8 bits
	: LC866416B	16384 ×		8 bits
	: LC866412B	12288 ×		8 bits
	: LC866408B	8192 ×		8 bits
(2) Random Access Memory (RAM)	: LC866448B/44B/40B/36B	1152	×	8 bits
	: LC866432B/28B/24B	768	×	8 bits
	: LC866420B/16B	640	×	8 bits
	: LC866412B/08B	512	×	8 bits

(3)Bus Cycle Time/Instruction Cycle Time

The LC866448B/44B/40B/36B/32B/28B/24B/20B/16B/12B/08B are constructed to read ROM twice within one instruction cycle. It has 1.7 times more performance capability within the same instruction cycle compared to our 4-bit microcomputers (LC66000 series).

Bus cycle time indicates the speed to read ROM.

Bus cycle time		Cycle time		Clock divider	System clock oscillation	Oscillation Frequency	Voltage
0.5	s	1	s	1/1	Ceramic resonator oscillation	6MHz	4.5V to 6.0V
2 s		4	s	1/1	Ceramic resonator oscillation	3MHz	2.5V to 6.0V
7.5	s	15	s	1/1	RC resonator oscillation	800kHz	2.5V to 6.0V
183	s	366 s		1/2	Crystal oscillation	32.768kHz	2.5V to 6.0V

(4) Ports
- Input/output ports	: 1 port (8 terminals : port 1)
Input/output programmable in a bit
- 15V withstand Input/Output ports	: 2 ports (12 terminals)
Input/output port programmable in nibble unit	: 1 port (8 terminals : port 0)
(When the N-channel open drain output is selected, the data in a bit can be inputted.)
Input/output port programmable in a bit	: 1 port (4 terminals : port 3)
- Input port	: 2 ports (14 terminals : port 7,8)
- VFD output port	: 38 terminals
Large current output for digit	: 16 terminals
Pull-down resistor option available
- Other function
Input/output port	: 1 port (6 terminals : port E)
Input port	: 2 ports (16 terminals : port C,D)
(5) VFD automatic dislay controller
-Segment/digit output pattern programmable

Any segment/digit combination available

VFD parallel-drive available

-16-step dimmer function available

(6)AD converter

-8-channel × 8-bit AD converter

(7)Serial-interface

-1 channel × 16-bit serial-interface circuits

-1 channel × 8-bit serial-interface circuits

-LSB first / MSB first function available

-Internal 8-bit baud-rate generator in common with two serial-interface circuits

No.6699-2/21

LC866448B/44B/40B/36B/32B/28B/24B/20B/16B/12B/08B

(8)Timer

-Timer 0

16-bit timer/counter

2-bit prescaler + 8-bit programmable prescaler

Mode 0 : Two 8-bit timers with programmable prescaler

Mode 1 : 8-bit timer with programmable prescaler + 8-bit counter Mode 2 : 16-bit timer with programmable prescaler

Mode 3 : 16-bit counter

The resolution of Timer is tCYC. (tCYC: cycle time) - Timer 1

16-bit timer/PWM

Mode 0 : Two 8-bit timers

Mode 1 : 8-bit timer + 8-bit PWM Mode 2 : 16-bit timer

Mode 3 : Variable-bit PWM (9-16 bits)

In Mode 0 and Mode 1,the resolution of Timer and PWM is tCYC.

In Mode 2 and Mode 3,the resolution of Timer and PWM selectable: tCYC or 1/2 tCYC by program - Base timer

Every 500ms overflow system for a clock application (using 32.768kHz crystal oscillation for Base timer clock) Every 976µs, 3.9ms, 15.6ms, 62.5ms overflow system (using 32.768kHz crystal oscillation for Base timer clock)

The Base timer clock selectable; 32.768kHz crystal oscillation, System clock, and programmable prescaler output of Timer 0

(9)Buzzer output

-The Buzzer sound frequency selectable; 4KHz, 2KHz (using 32.768kHz crystal oscillation for Base timer clock)

(10)Remote-control receiver circuit (Shares with the P73/INT3/T0IN terminal)

-Noise Rejection function (the time constant of noize rejection filter: 1tCYC/16tCYC/64tCYC)

(tCYC: instruction cycle time)

-Switch Polarity function

(11)Watchdog timer

-The watchdog timer is taken on RC outside

-Watchdog timer operation selectable: interrupt system, system reset

(12)Interrupt system

-14-source 10-vectored interrupts :

1.External interrupt INT0 (include watchdog timer)

2.External interrupt INT1

3.External interrupt INT2, Timer/counter T0L (Lower 8-bit)

4.External interrupt INT3, Base timer

5.Timer/counter T0H (Upper 8-bit)

6.Timer T1L, Timer T1H

7.Serial-interface SIO0

8.Serial-interface SIO1

9.AD converter

10.VFD automatic display controller, Port 0

-Built-in Interrupt Priority control register

Microcontroller allows 3 levels of interrupt; low level, high level, and highest level of multiplex interrupt. It can specify a low level or a high level interrupt priority from INT2/T0L through port 0

(i.e. the above interrupt number from three through ten). It can also specify a low level or the highest level interrupt priority to INT0 and INT1.

No.6699-3/21

: LC866097

: LC86E6449

: LC86P6449

: EVA-86000 + ECB866400 (Evaluation chip board) + POD866400 (POD)

LC866448B/44B/40B/36B/32B/28B/24B/20B/16B/12B/08B

(13) Real-time service operation

The Real-Time Service (RTS) functions the 4-byte data-transfer between the Special Function Registers at acknowledging the interrupt request.

The RTS starts within 1 instruction cycle-time and completes within 5 instructions cycle-time after occurring the interrupt request.

(14)Subroutine stack levels

-128 levels (Max.): Stack area included in RAM area

(15)Multiplication and division

16-bit × 8-bit (7 instruction cycle times) 16-bit / 8-bit (7 instruction cycle times)

(16)Three oscillation circuits

-On-chip RC oscillation circuit using for the system clock.

-On-chip CF oscillation circuit using for the system clock.

-On-chip crystal oscillation circuit using for the system clock and for time-base clock.

(17)Standby function

-HALT mode function

The HALT mode is used to reduce power dissipation. In this operation mode, program execution is stopped. This operation mode can be released by interrupt request signals or the initial system reset request signal.

- HOLD mode function

The HOLD mode is used to freeze all the oscillations;

RC (internal), CF and Crystal oscillations. This mode can be released by the following operations.

•Reset terminal ( RES ) set to Low level

•P70/INT0/T0IN, P71/INT1/T0IN terminals set to assigned level (programmable)

•Input a Port 0 interrupt condition

(18)Factory shipment

•QFP80E delivery form

(19)Development support tools

Evaluation (EVA) chip

EPROM version

One time version

Emulator

Notice for use

1.Set VDD=4.0V to 6.0V at using S16 to S37 as input port.

2.Follow the under table.

Frequency range of the system clock	Voltage range	Clock Divider	Note
15kHz to 30kHz	4.5V to 6.0V	1/1	Can not use 1/2 divider
30kHz to 6MHz		1/1,1/2
15kHz to 30kHz	2.5V to 6.0V	1/1	Can not use 1/2 divider
30kHz to 1.5MHz		1/1,1/2
1.5MHz to 3MHz		1/2	Can not use 1/1 divider
Internal RC oscillation	4.5V to 6.0V	1/1,1/2
	2.5V to 6.0V	1/2	Can not use 1/1 divider

No.6699-4/21

LC866448B/44B/40B/36B/32B/28B/24B/20B/16B/12B/08B

Pin Assignment

QIP80E

	S37/PE5 S36/PE4 S35/PE3 S34/PE2 S33/PE1 S32/PE0 S31/PD7 S30/PD6 S29/PD5	S28/PD4 S27/PD3 S26/PD2	S25/PD1 S24/PD0 S23/PC7 S22/PC6	S21/PC5 S20/PC4 S19/PC3 S18/PC2 S17/PC1 S16/PC0 VP VDD2


	64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41
P00	65			40	S15/T15
P01	66			39	S14/T14
P02	67			38	S13/T13
P03	68			37	S12/T12
P04	69			36	S11/T11
P05	70			35	S10/T10
P06	71			34	S9/T9
P07	72			33	S8/T8
VSS2	73			32	S7/T7
P10/SO0	74			31	S6/T6
P11/SI0/SB0	75			30	S5/T5
P12/SCK0	76			29	S4/T4


P13/SO1	77			28	S3/T3


P14/SI1/SB1	78			27	S2/T2


P15/SCK1	79			26	S1/T1


P16/BUZ	80			25	S0/T0


	1 2 3 4 5 6 7 8 9	10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


	P17/PWM0 P30 P31 P32 P33 P70/INT0 RES XT1/P74 XT2/P75	VSS1 CF1 CF2	VDD1 P80/AN0 P81/AN1 P82/AN2	P83/AN3 P84/AN4 P85/AN5 P86/AN6 P87/AN7 P71/INT1 P72/INT2/T0IN P73/INT3/T0IN

Package Dimension

(unit : mm)

3174

SANYO : QIP-80E

No.6699-5/21

LC866448B/44B/40B/36B/32B/28B/24B/20B/16B/12B/08B

System Block Diagram

Interrupt Control		IR	PLA
Standby Control			ROM
CF	Clock Generator
RC	Clock Generator		PC
RC			PC
X’tal
Base Timer		Bus Interface	ACC
SIO0		Port 1	B Register
SIO1		Port 3	C Register
Timer 0		Port 7
			ALU
Timer 1		Port 8
ADC			PSW
INT0 to 3			RAR
Noise Filtter			RAR
Noise Filtter
Real Time Service			RAM
RAM		Stack Pointer
(128 bytes)		Stack Pointer
(128 bytes)
VFD Controller			Port 0
High voltage Output		Watchdog Timer

No.6699-6/21

LC866448B/44B/40B/36B/32B/28B/24B/20B/16B/12B/08B

Pin description

Pin name

I/O

Function description

Option

VSS1,2

Power pin (-) Short-circuit VSS1 to VSS2.

VDD1,2

Power pin (+) *1

Refer to Notes

Power pin (+) for the VFD output pull-down resistor

PORT0

I/O

•8-bit input/output port

•Pull-up resistor :

P00 to P07

•Input for port 0 interrupt

Provided/Not provided (each nibble)

•Input/output in nibble units

•Output form :

•Input for HOLD release

CMOS/N-channel open drain (each bit)

•15V withstand at N-channel open drain output

PORT1

I/O

•8-bit input/output port

Output form :

P10 to P17

•Input/output can be specified in a bit unit

CMOS/N-channel open drain (each bit)

•Other pin functions

P10

SIO0 data output

P11

SIO0 data input/bus input/output

P12

SIO0 clock input/output

P13

SIO1 data output

P14

SIO1 data input/bus input/output

P15

SIO1 clock input/output

P16

Buzzer output

P17

Timer 1 output (PWM0 output)

PORT3

I/O

•4-bit input/output port

Output form :

P30 to P33

•Input/output in bit unit

CMOS/N-channel open drain (each bit)

•15V withstand at N-channel open drain output

PORT7

•6-bit input port

Pull-up resistor :

•Other pin functions

Provided/Not provided

P70

: INT0 input/HOLD release/N-channel Tr.

(P70,71,72,73)

output for watchdog timer

, P75 don’t have the pull-up

P74

P70

I/O

P71 : INT1 input/HOLD release input

resistor option.

P72

: INT2 input/timer 0 event input

P71 to P75

P73 : INT3 input with noise filter/timer 0 event input

: 32.768kHz crystal oscillation terminal XT1

P74

P75

: 32.768kHz crystal oscillation terminal XT2

•Interrupt received forms, the vector addresses

rising

falling

rising

high

low

vector

level

falling

INT0

enable

disable

enable

03H

INT1

enable

disable

enable

0BH

INT2

enable

disable

13H

INT3

enable

disable

1BH

Continue.

No.6699-7/21

+ 14 hidden pages