|
|
|
|
|
|
|
|
|
|
SN54F74, SN74F74 |
|||
|
|
|
|
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS |
|||||||||
|
|
|
|
|
|
|
WITH CLEAR AND PRESET |
||||||
|
|
|
|
|
|
SDFS046A ± MARCH 1987 ± REVISED OCTOBER 1993 |
|||||||
• Package Options Include Plastic |
|
SN54F74 . . . J PACKAGE |
|
||||||||||
Small-Outline Packages, Ceramic Chip |
|
SN74F74 . . . D OR N PACKAGE |
|||||||||||
Carriers, and Standard Plastic and Ceramic |
|
(TOP VIEW) |
|
|
|||||||||
|
|
|
|
|
|
|
|||||||
300-mil DIPs |
|
|
|
|
1CLR |
1 |
|
14 |
VCC |
|
|||
|
|
|
|
|
|
|
|
||||||
description |
|
|
|
|
|
|
1D |
2 |
|
13 |
2CLR |
||
These devices contain two independent positive- |
1CLK |
3 |
|
12 |
2D |
|
|||||||
1PRE |
4 |
|
11 |
2CLK |
|||||||||
edge-triggered D-type flip-flops. A low level at the |
|
1Q |
5 |
|
10 |
2PRE |
|||||||
preset (PRE) or clear (CLR) inputs sets or resets |
|
1Q |
6 |
|
9 |
2Q |
|
||||||
the outputs regardless of the levels of the other |
|
|
|
||||||||||
GND |
7 |
|
8 |
2Q |
|
||||||||
inputs. When PRE and CLR are inactive (high), |
|
|
|||||||||||
|
|
|
|
|
|
|
|||||||
data at the data (D) input meeting the setup time |
SN54F74 . . . FK PACKAGE |
||||||||||||
requirements is transferred to the outputs on the |
|||||||||||||
|
|
(TOP VIEW) |
|
||||||||||
positive-going edge of the clock pulse. Clock |
|
|
|
||||||||||
|
1D |
1CLR |
NC |
V |
2CLR |
|
|||||||
directly related to the rise time of the clock pulse. |
|
|
|||||||||||
triggering occurs at a voltage level and is not |
|
|
|
|
CC |
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
||
Following the hold-time |
interval, data at |
the |
|
3 |
2 |
1 |
20 19 |
|
|||||
D input may be changed without affecting the |
1CLK |
2D |
|||||||||||
levels at the outputs. |
|
|
|
4 |
|
|
|
18 |
|||||
|
|
|
NC |
5 |
|
|
|
17 |
NC |
||||
|
|
|
|
|
|
|
|
|
|||||
The SN54F74 is characterized for operation over |
1PRE |
6 |
|
|
|
16 |
2CLK |
||||||
|
|
|
|
° |
|
NC |
7 |
|
|
|
15 |
NC |
|
the full military temperature range of ±55 C to |
|
|
|
|
|
|
|
||||||
° |
The |
SN74F74 |
is |
characterized |
for |
1Q |
8 |
|
|
|
14 |
2PRE |
|
125 C. |
|
9 |
10 11 12 13 |
|
|||||||||
operation from 0°C to 70°C. |
|
|
|
|
|||||||||
|
|
|
|
GND |
|
|
|
|
|||||
|
|
FUNCTION TABLE |
|
|
1Q |
NC |
2Q |
2Q |
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
INPUTS |
|
OUTPUTS |
||||||
|
|
|
|
|
|
|
|
|
|
|
NC ± No internal connection |
|
|
|
|
CLK |
D |
Q |
|
|
|
|
|
|
PRE |
|
CLR |
|
Q |
|
|
||||
|
L |
H |
X |
X |
H |
|
L |
||||
|
H |
L |
X |
X |
L |
|
H |
||||
|
L |
L |
X |
X |
H² |
H² |
|||||
|
H |
H |
↑ |
H |
H |
|
L |
||||
|
H |
H |
↑ |
L |
L |
|
H |
||||
|
H |
H |
L |
X |
Q0 |
|
|||||
|
Q |
0 |
²The output levels are not guaranteed to meet the
minimum levels for VOH. Furthermore, this configuration is nonstable; that is, it will not persist when PRE or CLR returns to its inactive (high) level.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Copyright 1993, Texas Instruments Incorporated
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265 |
2±1 |
SN54F74, SN74F74
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
SDFS046A ± MARCH 1987 ± REVISED OCTOBER 1993
logic symbol²
|
|
4 |
S |
5 |
|
|
|
1PRE |
|
1Q |
|||||
|
|||||||
3 |
|
|
|||||
C1 |
|
|
|
||||
1CLK |
|
|
|
||||
2 |
|
|
|
|
|||
|
1D |
|
1D |
6 |
|
|
|
|
|||||||
|
|
1 |
R |
|
1Q |
||
|
|||||||
1CLR |
|
|
|
|
|||
|
|
|
|
||||
|
|
10 |
|
9 |
|
|
|
|
|
|
|
|
|||
|
2PRE |
|
|
|
2Q |
||
|
|
||||||
11 |
|
|
|||||
|
|
|
|
||||
2CLK |
|
|
|
|
|||
12 |
|
|
|
|
|||
|
2D |
|
|
8 |
|
|
|
|
|
|
|
||||
|
|
13 |
|
|
2Q |
||
|
|
||||||
2CLR |
|
|
|
|
|
||
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
² This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.
logic diagram, each flip-flop (positive logic)
PRE
CLK |
|
C |
C |
|
|
C |
|
|
|
|
Q |
|
|
|
TG |
|
C |
C |
C |
|
|
|
C |
D |
TG |
TG |
TG |
|
|
|
Q |
|
C |
C |
C |
CLR |
|
|
|
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)³
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . ±0.5 V to 7 V |
Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. ±1.2 V to 7 V |
Input current range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
±30 mA to 5 mA |
Voltage range applied to any output in the high state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
±0.5 V to VCC |
Current into any output in the low state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . . . . . . 40 mA |
Operating free-air temperature range: SN54F74 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
±55°C to 125°C |
SN74F74 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. . 0°C to 70°C |
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
±65°C to 150°C |
³Stresses beyond those listed under ªabsolute maximum ratingsº may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under ªrecommended operating conditionsº is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.
2±2 |
POST OFFICE BOX 655303 •DALLAS, TEXAS 75265 |