AMD Advanced Micro Devices AM27C2048-200JC, AM27C2048-200DIB, AM27C2048-200DI, AM27C2048-200DEB, AM27C2048-200DE Datasheet
...
FINAL
Am27C2048
2 Megabit (128 K x 16-Bit) CMOS EPROM
DISTINCTIVE CHARACTERISTICS
■ Fast access time |
■ ±10% power supply tolerance standard |
— Speed options as fast as 55 ns |
■ 100% Flashrite programming |
■ Low power consumption |
— Typical programming time of 16 seconds |
— 100 µA maximum CMOS standby current |
■ Latch-up protected to 100 mA from –1 V to |
■ JEDEC-approved pinout |
VCC + 1 V |
— Plug-in upgrade of 1 Mbit EPROM |
■ Versatile features for simple interfacing |
|
|
— 40-pin DIP/PDIP |
— Both CMOS and TTL input/output compatibility |
|
|
— 44-pin PLCC |
— Two line control functions |
|
|
■ Single +5 V power supply |
■ High noise immunity |
|
|
|
|
GENERAL DESCRIPTION
The Am27C2048 is a 2 Mbit, ultraviolet erasable programmable read-only memory. It is organized as 128 K words, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. The Am27C2048 is ideal for use in 16-bit microprocessor systems. The device is available in windowed ceramic DIP packages, and plastic one time programmable (OTP) PDIP and PLCC packages.
Data can be typically accessed in less than 55 ns, allowing high-performance microprocessors to operate without any WAIT states. The device offers separate Output Enable (OE#) and Chip Enable (CE#) controls,
thus eliminating bus contention in a multiple bus microprocessor system.
AMD’s CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 100 µW in standby mode.
All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The device supports AMD’s Flashrite programming algorithm (100 µs pulses), resulting in a typical programming time of 16 seconds.
BLOCK DIAGRAM
VCC
VSS
VPP
OE# 
CE# 
PGM# 
A0–A16
Address 
Inputs
Output Enable
Chip Enable
and
Prog Logic
Y
Decoder
X
Decoder
Data Outputs
DQ0–DQ15
Output
Buffers
Y
Gating
2,097,152 Bit Cell Matrix
11407G-1
Publication# 11407 Rev: G Amendment/0
Issue Date: May 1998
PRODUCT SELECTOR GUIDE
Family Part Number |
|
|
|
Am27C2048 |
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
Speed Options |
VCC = 5.0 V ± 5% |
-55 |
|
|
|
|
|
|
|
-255 |
|
|
|
|
|
|
|
|
|
|
|
VCC = 5.0 V ± 10% |
-55 |
-70 |
-90 |
|
-120 |
|
-150 |
-200 |
|
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
Max Access Time (ns) |
55 |
70 |
90 |
|
120 |
|
150 |
200 |
250 |
|
|
|
|
|
|
|
|
|
|
|
|
CE# (E#) Access (ns) |
55 |
70 |
90 |
|
120 |
|
150 |
200 |
250 |
|
|
|
|
|
|
|
|
|
|
|
|
OE# (G#) Access (ns) |
40 |
40 |
40 |
|
50 |
|
65 |
75 |
75 |
|
|
|
|
|
|
|
|
|
|
|
|
CONNECTION DIAGRAMS
Top View
|
DIP |
|
|
|
DQ13 |
DQ14 |
DQ15 |
(E)CE |
PLCC |
PGM#(P#) |
|
|
|
|
|
||
DQ15 |
3 |
38 |
A16 |
|
V |
(NoteDU 2) |
V |
A16 |
A15 |
A14 |
|
|
|||||
VPP |
1 |
40 |
VCC |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CE# (E#) |
2 |
39 |
PGM# (P#) |
|
|
|
|
|
PP |
|
CC |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
DQ14 |
4 |
37 |
A15 |
|
6 |
5 |
4 |
3 |
2 |
1 |
44 43 42 41 40 |
|
|||||
|
|
|
|
|
|
||||||||||||
DQ13 |
5 |
36 |
A14 |
DQ12 |
7 |
|
|
|
|
|
|
|
|
|
|
39 |
A13 |
DQ12 |
6 |
35 |
A13 |
|
|
|
|
|
|
|
|
|
|
||||
DQ11 |
8 |
|
|
|
|
|
|
|
|
|
|
38 |
A12 |
||||
DQ11 |
7 |
34 |
A12 |
|
|
|
|
|
|
|
|
|
|
||||
DQ10 |
9 |
|
|
|
|
|
|
|
|
|
|
37 |
A11 |
||||
DQ10 |
8 |
33 |
A11 |
|
|
|
|
|
|
|
|
|
|
||||
DQ9 |
10 |
|
|
|
|
|
|
|
|
|
|
36 |
A10 |
||||
DQ9 |
9 |
32 |
A10 |
|
|
|
|
|
|
|
|
|
|
||||
DQ8 |
11 |
|
|
|
|
|
|
|
|
|
|
35 |
A9 |
||||
DQ8 |
10 |
31 |
A9 |
|
|
|
|
|
|
|
|
|
|
||||
VSS |
12 |
|
|
|
|
|
|
|
|
|
|
34 |
VSS |
||||
VSS |
11 |
30 |
VSS |
|
|
|
|
|
|
|
|
|
|
||||
NC |
13 |
|
|
|
|
|
|
|
|
|
|
33 |
NC |
||||
DQ7 |
12 |
29 |
A8 |
|
|
|
|
|
|
|
|
|
|
||||
DQ7 |
14 |
|
|
|
|
|
|
|
|
|
|
32 |
A8 |
||||
DQ6 |
13 |
28 |
A7 |
|
|
|
|
|
|
|
|
|
|
||||
DQ6 |
15 |
|
|
|
|
|
|
|
|
|
|
31 |
A7 |
||||
DQ5 |
14 |
27 |
A6 |
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
DQ4 |
15 |
26 |
A5 |
DQ5 |
16 |
|
|
|
|
|
|
|
|
|
|
30 |
A6 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
DQ3 |
16 |
25 |
A4 |
DQ4 |
17 |
|
|
|
|
|
|
|
|
|
|
29 |
A5 |
|
18 19 20 21 22 23 24 25 26 27 28 |
|
|||||||||||||||
DQ2 |
17 |
24 |
A3 |
|
|
||||||||||||
|
DQ3 |
DQ2 |
DQ1 |
DQ0 |
(G#)OE# |
(NoteDU2) |
A0 |
A1 |
A2 |
A3 |
A4 |
|
|
||||
DQ1 |
18 |
23 |
A2 |
11407G-2 |
11407G-3 |
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
DQ0 |
19 |
22 |
A1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
OE# (G#) |
20 |
21 |
A0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Notes:
1.JEDEC nomenclature is in parenthesis.
2.Don’t use (DU) for PLCC.
PIN DESIGNATIONS |
LOGIC SYMBOL |
|
|
|
||||||
A0–A16 |
= |
Address Inputs |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
CE# (E#) |
= |
Chip Enable Input |
17 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
DQ0–DQ15 |
= |
Data Input/Outputs |
|
|
|
|
A0–A16 |
|
16 |
|
|
|
|
|
|
||||||
|
|
|
|
|
||||||
OE# (G#) |
= |
Output Enable Input |
|
|
|
|
|
|||
|
|
|
|
|
DQ0–DQ15 |
|
|
|||
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
||||
PGM# (P#) |
= |
Program Enable Input |
|
|
|
|
|
|
|
|
|
|
|
|
CE# (E#) |
|
|
|
|||
|
|
|
|
|
|
|
||||
VCC |
= |
VCC Supply Voltage |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
PMG (P#) |
|
|
|
|||
|
|
|
|
|
|
|
|
|||
VPP |
= |
Program Voltage Input |
|
|
|
|
OE# (G#) |
|
|
|
|
|
|
|
|
|
|
||||
VSS |
= Ground |
|
|
|
|
|
|
|
|
|
11407G-4
2 |
Am27C2048 |
ORDERING INFORMATION
UV EPROM Products
AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:
AM27C2048 |
-55 |
D |
C |
5 |
B |
OPTIONAL PROCESSING
Blank = Standard Processing
B = Burn-In
VOLTAGE TOLERANCE
5 = VCC ± 5%, 55 ns only
See Product Selector Guide and Valid Combinations
TEMPERATURE RANGE
C = Commercial (0°C to +70°C)
I = Industrial (–40°C to +85°C)
E = Extended (–55°C to +125°C)
PACKAGE TYPE
D = 40-Pin Ceramic DIP (CDV040)
SPEED OPTION
See Product Selector Guide and
Valid Combinations
DEVICE NUMBER/DESCRIPTION
Am27C2048
2 Megabit (128 K x 16-Bit) CMOS UV EPROM
Valid Combinations
AM27C2048-55 |
DC5, DC5B, DI5, DI5B |
|
VCC = 5.0 V ± 5% |
||
|
||
AM27C2048-55 |
|
|
VCC = 5.0 V ± 10% |
|
|
|
DC, DCB, DI, DIB |
|
AM27C2048-70 |
||
|
||
|
|
|
AM27C2048-90 |
|
|
|
|
|
AM27C2048-120 |
|
|
|
|
|
AM27C2048-150 |
DC, DCB, DE, DEB, DI, DIB |
|
|
|
|
AM27C2048-200 |
|
|
|
|
|
AM27C2048-255 |
DC, DCB, DI, DIB |
|
VCC = 5.0 V ± 5% |
||
|
Valid Combinations
Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.
Am27C2048 |
3 |
ORDERING INFORMATION
OTP EPROM Products
AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:
AM27C2048 |
-55 |
J |
C |
5 |
OPTIONAL PROCESSING
Blank = Standard Processing
VOLTAGE TOLERANCE
5 = VCC ± 5%, -55 ns only See Product Selector Guide and
Valid Combinations
TEMPERATURE RANGE
C = Commercial (0°C to +70°C)
I = Industrial (–40°C to +85°C)
PACKAGE TYPE
P = 40-Pin Plastic DIP (PD 040)
J = 44-Pin Square Plastic Leaded Chip Carrier (PL 044)
SPEED OPTION
See Product Selector Guide and
Valid Combinations
DEVICE NUMBER/DESCRIPTION
Am27C2048
2 Megabit (128 K x 16-Bit) CMOS OTP EPROM
Valid Combinations
AM27C2048-55 |
PC5, PI5, JC5, JI5 |
|
VCC = 5.0 V ± 5% |
||
|
||
AM27C2048-55 |
|
|
VCC = 5.0 V ± 10% |
|
|
AM27C2048-70 |
|
|
|
|
|
AM27C2048-90 |
|
|
|
|
|
AM27C2048-120 |
PC, PI, JC, JI |
|
|
|
|
AM27C2048-150 |
|
|
|
|
|
AM27C2048-200 |
|
|
|
|
|
AM27C2048-255 |
|
|
VCC = 5.0 V ± 5% |
|
Valid Combinations
Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.
4 |
Am27C2048 |
Loading...