![](/html/aa/aa82/aa82c5f8ba36deadbfcc832d2e96a637fbe9b19c39b059e2cb8c47d48f30caf0/bg1.png)
SEMICONDUCTOR TECHNICAL DATA
1
REV 0
Motorola, Inc. 1997
6/97
"
!
The MC74LVX373 is an advanced high speed CMOS octal latch with
3–state outputs. The inputs tolerate voltages up to 7V, allowing the
interface of 5V systems to 3V systems.
This 8–bit D–type latch is controlled by a latch enable input and an
output enable input. When the output enable input is high, the eight
outputs are in a high impedance state.
• High Speed: t
PD
= 5.8ns (Typ) at VCC = 3.3V
• Low Power Dissipation: I
CC
= 4µA (Max) at TA = 25°C
• Power Down Protection Provided on Inputs
• Balanced Propagation Delays
• Low Noise: V
OLP
= 0.8V (Max)
• Pin and Function Compatible with Other Standard Logic Families
• Latchup Performance Exceeds 300mA
• ESD Performance: HBM > 2000V; Machine Model > 200V
Figure 1. 20–Lead Pinout (Top View)
1920 18 17 16 15 14
21 34567
V
CC
13
8
12
9
11
10
O7 D7 D6 O6 O5 D5 D4 O4 LE
OE
O0 D0 D1 O1 O2 D2 D3 O3 GND
LVX
LOW–VOLTAGE CMOS
DW SUFFIX
20–LEAD SOIC PACKAGE
CASE 751D–04
DT SUFFIX
20–LEAD TSSOP PACKAGE
CASE 948E–02
M SUFFIX
20–LEAD SOIC EIAJ PACKAGE
CASE 967–01
PIN NAMES
Function
Output Enable Input
Latch Enable Input
Data Inputs
3–State Latch Outputs
Pins
OE
LE
D0–D7
O0–O7
![](/html/aa/aa82/aa82c5f8ba36deadbfcc832d2e96a637fbe9b19c39b059e2cb8c47d48f30caf0/bg2.png)
MC74LVX373
MOTOROLA LCX DATA
BR1339 — REV 3
2
O0
D0
O1
D1
O2
D2
O3
D3
O4
D4
O5
D5
O6
D6
O7
D7
Figure 2. Logic Diagram
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
LE
OE
3
4
7
8
13
14
17
18
2
5
6
9
12
15
16
19
11
1
INPUTS OUTPUTS
OE LE Dn On OPERATING MODE
L
L
H
H
H
L
H
L
Transparent (Latch Disabled); Read Latch
L
L
L
L
h
l
H
L
Latched (Latch Enabled) Read Latch
L L X NC Hold; Read Latch
H L X Z Hold; Disabled Outputs
H
H
H
H
H
L
Z
Z
Transparent (Latch Disabled); Disabled Outputs
H
H
L
L
h
l
Z
Z
Latched (Latch Enabled); Disabled Outputs
H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Latch Enable High–to–Low
Transition; L = Low V oltage Level; l = Low Voltage Level One Setup Time Prior to the Latch Enable High–to–Low
Transition; NC = No Change, State Prior to the Latch Enable High–to–Low T ransition; X = High or Low V oltage
Level or Transitions are Acceptable; Z = High Impedance State; For ICC Reasons DO NOT FLOAT Inputs
![](/html/aa/aa82/aa82c5f8ba36deadbfcc832d2e96a637fbe9b19c39b059e2cb8c47d48f30caf0/bg3.png)
MC74LVX373
LCX DATA
BR1339 — REV 3
3 MOTOROLA
DC Output Current, per Pin
DC Supply Current, VCC and GND Pins
_
C
* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or
conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute–maximum–rated conditions is
not implied.
RECOMMENDED OPERATING CONDITIONS
Operating Temperature, All Package Types
DC ELECTRICAL CHARACTERISTICS
High–Level Output Voltage
(Vin = VIH or VIL)
IOH = –50µA
IOH = –50µA
IOH = –4mA
Low–Level Output Voltage
(Vin = VIH or VIL)
IOL = 50µA
IOL = 50µA
IOL = 4mA
Maximum Three–State
Leakage Current
Vin = VIL or V
IH
V
out
= VCC or GND