February 2000
NM24C04/05 – 4K-Bit Standard 2-Wire Bus
Interface Serial EEPROM
General Description
The NM24C04/05 devices are 4096 bits of CMOS non-volatile electrically erasable memory. These devices conform to all specifications in the Standard IIC 2-wire protocol and are designed to minimize device pin count, and simplify PC board layout requirements.
The upper half (upper 2Kbit) of the memory of the NM24C05 can be write protected by connecting the WP pin to VCC. This section of memory then becomes unalterable unless WP is switched to VSS.
This communications protocol uses CLOCK (SCL) and DATA I/O (SDA) lines to synchronously clock data between the master (for example a microprocessor) and the slave EEPROM device(s). The Standard IIC protocol allows for a maximum of 16K of EEPROM memory which is supported by the Fairchild family in 2K, 4K, 8K, and 16K devices, allowing the user to configure the memory as the application requires with any combination of EEPROMs. In order to implement higher EEPROM memory densities on the IIC bus, the Extended IIC protocol must be used. (Refer to the NM24C32 or NM24C65 datasheets for more information.)
Fairchild EEPROMs are designed and tested for applications requiring high endurance, high reliability and low power consumption.
Features
■Extended operating voltage 2.7V – 5.5V
■400 KHz clock frequency (F) at 2.7V - 5.5V
■200 A active current typical
10 A standby current typical
1 A standby current typical (L)
0.1 A standby current typical (LZ)
■IIC compatible interface
–Provides bi-directional data transfer protocol
■Schmitt trigger inputs
■Sixteen byte page write mode
–Minimizes total write time per byte
■Self timed write cycle
Typical write cycle time of 6ms
■Hardware Write Protect for upper half (NM24C05 only)
■Endurance: 1,000,000 data changes
■Data retention greater than 40 years
■Packages available: 8-pin DIP, 8-pin SO, and 8-pin TSSOP
■Available in three temperature ranges
-Commercial: 0° to +70°C
-Extended (E): -40° to +85C
-Automotive (V): -40° to +125°C
Block Diagram
VCC |
|
|
|
|
VSS |
|
|
|
|
WP |
|
|
H.V. GENERATION |
|
|
|
|
|
|
|
|
|
TIMING &CONTROL |
|
SDA |
START |
|
|
|
|
STOP |
|
|
|
|
LOGIC |
|
|
|
|
|
CONTROL |
|
|
|
|
LOGIC |
|
|
|
SLAVE ADDRESS |
|
E2PROM |
|
|
REGISTER & |
|
|
|
SCL |
COMPARATOR |
XDEC |
ARRAY |
|
|
|
|
|
|
|
A2 |
WORD |
|
|
|
A1 |
|
|
|
|
ADDRESS |
|
|
|
|
|
|
|
|
|
|
COUNTER |
|
|
|
|
R/W |
YDEC |
|
|
|
|
|
|
|
|
CK |
|
DOUT |
|
|
DIN |
DATA REGISTER |
|
|
|
|
|
DS500070-1
© 1998 Fairchild Semiconductor Corporation |
1 |
www.fairchildsemi.com |
NM24C04/05 Rev. G
ROMEEP Serial Interface Bus Wire-2 Standard Bit-4K – NM24C04/05
Connection Diagrams
Dual-in-Line Package (N), SO Package (M8) and TSSOP Package (MT8)
NC |
|
|
|
1 |
8 |
|
VCC |
|
|
|
|||||
A1 |
|
|
|
2 |
7 |
|
NC |
|
|
|
|||||
|
|
|
|
|
NM24C04 |
|
|
A2 |
|
3 |
6 |
|
SCL |
||
|
|
||||||
VSS |
|
4 |
5 |
|
SDA |
||
|
|
||||||
|
|
|
|
|
|
DS500070-2 |
|
|
|
|
|
|
|
||
See Package Number N08E, M08A and MTC08 |
Pin Names
A1,A2 |
Device Address Inputs |
|
|
VSS |
Ground |
SDA |
Serial Data I/O |
|
|
SCL |
Serial Clock Input |
|
|
NC |
No Connection |
|
|
VCC |
Power Supply |
Dual-in-Line Package (N), SO Package (M8) and TSSOP Package (MT8)
NC |
|
|
|
1 |
8 |
|
VCC |
|
|
|
|||||
A1 |
|
|
|
2 |
7 |
|
WP |
|
|
|
|||||
|
|
|
|
|
NM24C05 |
|
|
A2 |
|
3 |
6 |
|
SCL |
||
|
|
||||||
VSS |
|
4 |
5 |
|
SDA |
||
|
|
||||||
|
|
|
|
|
|
DS500070-3 |
|
|
|
|
|
|
|
||
See Package Number N08E, M08A and MTC08 |
Pin Names
A1,A2 |
Device Address Inputs |
|
|
VSS |
Ground |
SDA |
Serial Data I/O |
|
|
SCL |
Serial Clock input |
|
|
WP |
Write Protect |
|
|
VCC |
Power Supply |
NC |
No Connection |
|
|
2 |
www.fairchildsemi.com |
NM24C04/05 Rev. G
ROMEEP Serial Interface Bus Wire-2 Standard Bit-4K – NM24C04/05
Ordering Information |
|
|
|
|
|
|
||||||||
NM 24 |
C |
XX F LZ |
E XXX |
Letter |
Description |
|||||||||
|
|
|
|
|
|
|
|
|
|
|
|
Package |
N |
8-pin DIP |
|
|
|
|
|
|
|
|
|
|
|
|
|
M8 |
8-pin SOIC |
|
|
|
|
|
|
|
|
|
|
|
|
|
MT8 |
8-pin TSSOP |
|
|
|
|
|
|
|
|
|
|
|
Temp. Range |
None |
0 to 70°C |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
V |
-40 to +125°C |
|
|
|
|
|
|
|
|
|
|
|
|
|
E |
-40 to +85°C |
|
|
|
|
|
|
|
|
|
|
Voltage Operating Range |
Blank |
4.5V to 5.5V |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
L |
2.7V to 5.5V |
|
|
|
|
|
|
|
|
|
|
|
|
|
LZ |
2.7V to 5.5V and |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
<1 A Standby Current |
|
|
|
|
|
|
|
|
|
|
SCL Clock Frequency |
Blank |
100KHz |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
F |
400KHz |
|
|
|
|
|
|
|
|
|
|
|
|
Density |
||
|
|
|
|
|
|
|
|
|
|
|
|
04 |
4K |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
05 |
4K with Write Protect |
|
|
|
|
|
|
|
|
|
|
|
|
|
C |
CMOS Technology |
|
|
|
|
|
|
|
|
|
|
|
|
Interface |
||
|
|
|
|
|
|
|
|
|
|
|
|
24 |
IIC |
|
|
|
|
|
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
NM |
Fairchild Non-Volatile |
|
|
|
|
|
|
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Memory |
ROMEEP Serial Interface Bus Wire-2 Standard Bit-4K – NM24C04/05
3 |
www.fairchildsemi.com |
NM24C04/05 Rev. G
Product Specifications
Absolute Maximum Ratings
Ambient Storage Temperature |
–65°C to +150°C |
All Input or Output Voltages |
|
with Respect to Ground |
6.5V to –0.3V |
Lead Temperature |
|
(Soldering, 10 seconds) |
+300°C |
ESD Rating |
2000V min. |
Operating Conditions
Ambient Operating Temperature |
|
NM24C04/05 |
0°C to +70°C |
NM24C04E/05E |
-40°C to +85°C |
NM24C04V/05V |
-40°C to +125°C |
Positive Power Supply |
|
NM24C04/05 |
4.5V to 5.5V |
NM24C04L/05L |
2.7V to 5.5V |
NM24C04LZ/05LZ |
2.7V to 5.5V |
DC Electrical Characteristics (2.7V to 5.5V)
Symbol |
Parameter |
Test Conditions |
|
|
|
|
Limits |
|
Units |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Min |
Typ |
Max |
|
|
|
|
|
|
|
|
|
|
|
|
(Note 1) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ICCA |
Active Power Supply Current |
fSCL = 400 KHz |
|
|
|
|
0.2 |
1.0 |
mA |
||||
|
|
fSCL = 100 KHz |
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ISB |
Standby Current |
VIN = GND |
|
VCC = 2.7V - 5.5V |
|
|
|
10 |
50 |
A |
|||
|
|
or VCC |
|
VCC = 2.7V - 5.5V (L) |
|
|
|
1 |
10 |
A |
|||
|
|
|
|
|
VCC = 2.7V - 4.5V (LZ) |
|
|
|
0.1 |
1 |
A |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ILI |
Input Leakage Current |
VIN = GND to VCC |
|
|
|
|
0.1 |
1 |
A |
||||
ILO |
Output Leakage Current |
VOUT = GND to VCC |
|
|
|
|
0.1 |
1 |
A |
||||
VIL |
Input Low Voltage |
|
|
|
|
|
|
|
|
–0.3 |
|
VCC x 0.3 |
V |
VIH |
Input High Voltage |
|
|
|
|
|
|
|
VCC x 0.7 |
|
VCC + 0.5 |
V |
|
VOL |
Output Low Voltage |
IOL = 3 mA |
|
|
|
|
|
|
|
|
0.4 |
V |
|
Capacitance TA = +25°C, f = 100/400 KHz, VCC = 5V (Note 2) |
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Symbol |
Test |
|
|
Conditions |
|
Max |
|
Units |
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CI/O |
Input/Output Capacitance (SDA) |
|
|
VI/O = 0V |
|
8 |
|
|
pF |
|
|
|
|
CIN |
Input Capacitance (A0, A1, A2, SCL) |
|
|
VIN = 0V |
|
6 |
|
|
pF |
|
|
|
Note 1: Typical values are TA = 25°C and nominal supply voltage of 5V for 4.5V-5.5V operation and at 3V for 2.7V-4.5V operation.
Note 2: This parameter is periodically sampled and not 100% tested.
ROMEEP Serial Interface Bus Wire-2 Standard Bit-4K – NM24C04/05
4 |
www.fairchildsemi.com |
NM24C04/05 Rev. G
AC Test Conditions
Input Pulse Levels |
VCC x 0.1 to VCC x 0.9 |
|
|
Input Rise and Fall Times |
10 ns |
|
|
Input & Output Timing Levels |
VCC x 0.3 to VCC x 0.7 |
|
|
Output Load |
1 TTL Gate and CL = 100 pF |
|
|
AC Testing Input/Output Waveforms |
|
||
|
|
|
|
0.9VCC |
|
|
0.7VCC |
|
|
|
|
0.1VCC |
|
|
0.3VCC |
|
|
|
|
|
|
|
DS500070-4 |
Read and Write Cycle Limits (Standard and Low VCC Range 2.7V - 5.5V)
Symbol |
Parameter |
100 KHz |
400 KHz |
Units |
|||
|
|
Min |
Max |
Min |
Max |
|
|
|
|
|
|
|
|
|
|
fSCL |
SCL Clock Frequency |
|
100 |
|
400 |
KHz |
|
TI |
Noise Suppression Time Constant at |
|
|
|
|
|
|
|
SCL, SDA Inputs (Minimum VIN |
|
100 |
|
50 |
ns |
|
|
Pulse width) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tAA |
SCL Low to SDA Data Out Valid |
0.3 |
3.5 |
0.1 |
0.9 |
s |
|
tBUF |
Time the Bus Must Be Free before |
4.7 |
|
1.3 |
|
s |
|
|
a New Transmission Can Start |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tHD:STA |
Start Condition Hold Time |
4.0 |
|
0.6 |
|
s |
|
tLOW |
Clock Low Period |
4.7 |
|
1.5 |
|
s |
|
tHIGH |
Clock High Period |
4.0 |
|
0.6 |
|
s |
|
tSU:STA |
Start Condition Setup Time |
4.7 |
|
0.6 |
|
s |
|
|
(for a Repeated Start Condition) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tHD:DAT |
Data in Hold Time |
20 |
|
20 |
|
ns |
|
tSU:DAT |
Data in Setup Time |
250 |
|
100 |
|
ns |
|
tR |
SDA and SCL Rise Time |
|
1 |
|
0.3 |
s |
|
|
|
|
|
|
|
|
|
tF |
SDA and SCL Fall Time |
|
300 |
|
300 |
ns |
|
|
|
|
|
|
|
|
|
tSU:STO |
Stop Condition Setup Time |
4.7 |
|
0.6 |
|
s |
|
tDH |
Data Out Hold Time |
300 |
|
50 |
|
ns |
|
tWR |
Write Cycle Time - NM24C04/05 |
|
10 |
|
10 |
ms |
|
(Note 3) |
- NM24C04/05L, NM24C04/05LZ |
|
15 |
|
15 |
|
|
|
|
|
|
|
|
|
|
Note 3: The write cycle time (tWR) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the NM24C04/05 bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resistor, and the device does not respond to its slave address. Refer "Write Cycle Timing" diagram.
Bus Timing
tF |
|
tR |
|
tHIGH |
|
tLOW |
|
tLOW |
SCL |
|
|
tSU:STA |
tHD:DAT |
tSU:STO |
tSU:DAT |
||
tHD:STA |
|
|
SDA |
|
|
IN |
|
tBUF |
|
|
|
tAA |
|
tDH |
SDA |
|
|
OUT |
|
|
DS500070-5
ROMEEP Serial Interface Bus Wire-2 Standard Bit-4K – NM24C04/05
5 |
www.fairchildsemi.com |
NM24C04/05 Rev. G