Features |
|
|
|
|
|
|
• Industry Standard Architecture |
|
|
|
|
||
– Low Cost Easy-to-Use Software Tools |
|
|
|
|
||
• High-Speed, Electrically-Erasable Programmable Logic Devices |
|
|
||||
– 7.5 ns Maximum Pin-to-Pin Delay |
|
|
|
|
||
• Several Power Saving Options |
|
|
|
|
||
Device |
ICC, Stand-By |
ICC, Active |
|
|
||
ATF22V10B |
|
85 mA |
90 mA |
|
|
High- |
ATF22V10BQ |
35 mA |
40 mA |
|
|
||
ATF22V10BQL |
5 mA |
20 mA |
|
|
Performance |
|
|
|
|
|
|
|
|
• CMOS and TTL Compatible Inputs and Outputs |
|
|
EE PLD |
|||
– Input and I/O Pull-Up Resistors |
|
|
|
|||
• Advanced Flash Technology |
|
|
|
|
||
– Reprogrammable |
|
|
|
|
|
|
– 100% Tested |
|
|
|
|
ATF22V10B |
|
• High Reliability CMOS Process |
|
|
|
|||
– 20 Year Data Retention |
|
|
|
|
||
– 100 Erase/Write Cycles |
|
|
|
|
||
– 2,000V ESD Protection |
|
|
|
|
||
– 200 mA Latchup Immunity |
|
|
|
|
||
• Full Military, Commercial, and Industrial Temperature Ranges |
|
|
||||
• Dual-in-Line and Surface Mount Packages in Standard Pinouts |
|
|
||||
Logic Diagram |
|
|
|
|
|
|
|
|
|
|
TSSOP Top View |
|
|
Pin Configurations |
CLK/IN |
1 |
24 |
VCC |
||
|
|
|
IN |
2 |
23 |
I/O |
Pin Name |
Function |
|
IN |
3 |
22 |
I/O |
|
IN |
4 |
21 |
I/O |
||
CLK |
Clock |
|
IN |
5 |
20 |
I/O |
|
IN |
6 |
19 |
I/O |
||
|
|
|
||||
|
|
|
IN |
7 |
18 |
I/O |
IN |
Logic Inputs |
|
IN |
8 |
17 |
I/O |
|
IN |
9 |
16 |
I/O |
||
I/O |
Bidirectional Buffers |
IN |
10 |
15 |
I/O |
|
IN |
11 |
14 |
I/O |
|||
|
|
|
GND |
12 |
13 |
IN |
* |
No Internal Connection |
|
|
|
|
|
VCC |
+5V Supply |
|
DIP/SOIC |
LCC/PLCC |
||
|
|
|
|
|
|
Rev. 0250F–05/98 |
|
|
|
|
|
Top View |
|
|
|
|
|
|
|
1 |
Description
The ATF22V10B is a high performance CMOS (Electrically Erasable) Programmable Logic Device (PLD) which utilizes Atmel’s proven electrically erasable Flash memory technology. Speeds down to 7.5 ns and power dissipation as low as 10 mA are offered. All speed ranges are specified over the full 5V ± 10% range for military and industrial tempera-
ture ranges, and 5V ± 5% for commercial temperature ranges.
Several low power options allow selection of the best solution for various types of power-limited applications. Each of these options significantly reduces total system power and enhances system reliability.
Absolute Maximum Ratings*
................................Temperature Under Bias |
-55°C to +125°C |
Storage Temperature ..................................... |
-65°C to +150°C |
Voltage on Any Pin with |
-2.0V to +7.0V(1) |
Respect to Ground ......................................... |
|
Voltage on Input Pins |
|
with Respect to Ground |
-2.0V to +14.0V(1) |
During Programming..................................... |
|
Programming Voltage with |
-2.0V to +14.0V(1) |
Respect to Ground ....................................... |
|
|
|
*NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note: 1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is VCC + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.
DC and AC Operating Conditions
|
Commercial |
Industrial |
Military |
|
|
|
|
Operating Temperature (Case) |
0°C - 70°C |
-40°C - 85°C |
-55°C - 125°C |
|
|
|
|
VCC Power Supply |
5V ± 5% |
5V ± 10% |
5V ± 10% |
|
|
|
|
2 |
ATF22V10B |
|
|
||
|
ATF22V10B
DC Characteristics
Symbol |
Parameter |
Condition |
|
|
|
Min |
Typ |
Max |
Units |
|
|
|
|
|
|
|
|
|
|
IIL |
Input or I/O |
0 ≤ VIN ≤ |
|
|
|
|
-35 |
-100 |
μA |
Low Leakage Current |
VIL (MAX) |
|
|
|
|
||||
|
|
|
|
|
|
|
|
||
IIH |
Input or I/O |
3.5 ≤ VIN ≤ VCC |
|
|
|
|
|
10 |
μA |
High Leakage Current |
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
B-7, -10 |
|
Com. |
|
85 |
120 |
mA |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ind., Mil. |
|
85 |
140 |
mA |
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
VCC = MAX, |
B-15, -25 |
|
Com. |
|
65 |
90 |
mA |
|
Power Supply Current, |
|
|
|
|
|
|
||
ICC |
|
Ind., Mil. |
|
65 |
115 |
mA |
|||
VIN = MAX, |
|
|
|
||||||
Standby |
|
|
|
||||||
|
Outputs Open |
|
|
|
|
|
|
|
|
|
BQ-15 |
Com. |
|
35 |
55 |
mA |
|||
|
|
|
|||||||
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
BQL-20, -25 |
|
Com. |
|
5 |
10 |
mA |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ind., Mil. |
|
5 |
15 |
mA |
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
B-7, -10 |
|
Com. |
|
90 |
120 |
mA |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ind., Mil. |
|
90 |
145 |
mA |
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
VCC = MAX, |
B-15, -25 |
|
Com. |
|
65 |
90 |
mA |
ICC2 |
Clocked Power |
|
|
|
|
|
|
||
|
|
|
|
|
|
||||
Outputs Open, |
|
|
Ind., Mil. |
|
65 |
120 |
mA |
||
Supply Current |
|
|
|
||||||
|
f = 15 MHz |
|
|
|
|
|
|
|
|
|
BQ-15 |
Com. |
|
40 |
60 |
mA |
|||
|
|
|
|||||||
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
BQL-20, -25 |
|
Com. |
|
20 |
50 |
mA |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Ind., Mil. |
|
20 |
70 |
mA |
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
(1) |
Output Short |
VOUT = 0.5V |
|
|
|
|
|
-130 |
mA |
IOS |
Circuit Current |
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VIL |
Input Low Voltage |
|
|
|
|
-0.5 |
|
0.8 |
V |
VIH |
Input High Voltage |
|
|
|
|
2.0 |
|
VCC + 0.75 |
V |
VOL |
Output Low Voltage |
VIN = VIH or VIL, |
IOL = 16 mA |
Com., Ind. |
|
|
0.5 |
V |
|
VCC = MIN |
IOL = 12 mA |
Mil. |
|
|
0.5 |
V |
|||
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
VOH |
Output High Voltage |
VIN = VIH or VIL, |
IOH = -4.0 mA |
|
2.4 |
|
|
V |
|
VCC = MIN |
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
Notes: 1. |
Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec. |
|
3
AC Waveforms(1)
Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.
AC Characteristics(1)
|
|
|
-7 |
|
-10 |
-15 |
|
|
-20 |
|
-25 |
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Symbol |
Parameter |
Min |
|
Max |
Min |
|
Max |
Min |
|
Max |
Min |
|
Max |
Min |
|
Max |
Units |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tPD |
Input or Feedback to |
3 |
|
7.5 |
3 |
|
10 |
3 |
|
15 |
3 |
|
20 |
3 |
|
25 |
ns |
Combinatorial Output |
|
|
|
|
|
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tCO |
Clock to Output |
2 |
|
4.5(2) |
2 |
|
6.5 |
2 |
|
8 |
2 |
|
12 |
2 |
|
15 |
ns |
tCF |
Clock to Feedback |
|
|
2.5 |
|
|
2.5 |
|
|
2.5 |
|
|
8 |
|
|
13 |
ns |
tS |
Input or Feedback Setup Time |
3.5 |
|
|
4.5 |
|
|
10 |
|
|
|
|
14 |
15 |
|
|
ns |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tH |
Hold Time |
0 |
|
|
0 |
|
|
0 |
|
|
0 |
|
|
0 |
|
|
ns |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
External Feedback 1/(tS + tCO) |
125(3) |
|
|
90 |
|
|
55.5 |
|
|
38.5 |
|
|
33.3 |
|
|
MHz |
FMAX |
Internal Feedback 1/(tS + tCF) |
166 |
|
|
142 |
|
|
69 |
|
|
45.5 |
|
|
40 |
|
|
MHz |
|
No Feedback 1/(tWH + tWL) |
166 |
|
|
142 |
|
|
83.3 |
|
|
|
|
|
38.5 |
|
|
MHz |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tW |
Clock Width (tWL and tWH) |
3 |
|
|
3.5 |
|
|
6 |
|
|
10 |
|
|
13 |
|
|
ns |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tEA |
Input or I/O to Output Enable |
3 |
|
7.5 |
3 |
|
10 |
3 |
|
15 |
3 |
|
20 |
3 |
|
25 |
ns |
tER |
Input or I/O to Output Disable |
3 |
|
7.5 |
3 |
|
9 |
3 |
|
15 |
3 |
|
20 |
3 |
|
25 |
ns |
tAP |
Input or I/O to Asynchronous |
3 |
|
10 |
3 |
|
12 |
3 |
|
20 |
3 |
|
22 |
3 |
|
25 |
ns |
Reset of Register |
|
|
|
|
|
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tAW |
Asynchronous Reset Width |
7 |
|
|
8 |
|
|
15 |
|
|
20 |
|
|
25 |
|
|
ns |
tAR |
Asynchronous Reset |
5 |
|
|
6 |
|
|
10 |
|
|
20 |
|
|
25 |
|
|
ns |
Recovery Time |
|
|
|
|
|
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tSP |
Setup Time, Synchronous Preset |
4.5 |
|
|
6 |
|
|
10 |
|
|
14 |
|
|
15 |
|
|
ns |
tSPR |
Synchronous Preset to |
5 |
|
|
8 |
|
|
10 |
|
|
14 |
|
|
15 |
|
|
ns |
Clock Recovery Time |
|
|
|
|
|
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Notes: 1. |
See ordering information for valid part numbers. |
|
|
|
|
|
|
|
|
|
|
|
|
|
2.5.5 ns for DIP package devices.
3.111 MHz for DIP package devices.
4 |
ATF22V10B |
|
|
||
|
ATF22V10B
Input Test Waveforms and |
Outout Test Loads |
|
Measurement Levels |
Commercial |
Military |
|
tR, tF < 3 ns
* All except -7 which is R2 = 300Ω
Pin Capacitance
f = 1 MHz, T = 25°C (1)
|
|
Typ |
Max |
Units |
Conditions |
|
|
|
|
|
|
CIN |
|
5 |
8 |
pF |
VIN = 0V |
COUT |
|
6 |
8 |
pF |
VOUT = 0V |
Note: |
1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. |
Power Up Reset
The registers in the ATF22V10Bs are designed to reset during power up. At a point delayed slightly from VCC crossing VRST, all registers will be reset to the low state. The output state will depend on the polarity of the output buffer.
This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how VCC actually rises in the system, the following conditions are required:
1.The VCC rise must be monotonic,
2.After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and
3.The clock must remain stable during tPR.
Preload of Registered Outputs
The ATF22V10B’s registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.
Parameter |
Description |
Typ |
Max |
Units |
|
|
|
|
|
|
|
tPR |
Power-Up |
600 |
1,000 |
ns |
|
Reset Time |
|||||
|
|
|
|
||
|
|
|
|
|
|
|
Power-Up |
|
|
|
|
VRST |
Reset |
3.8 |
4.5 |
V |
|
|
Voltage |
|
|
|
|
|
|
|
|
|
Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF22V10B fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.
The security fuse should be programmed last, as its effect is immediate.
5