Mindray Datascope Passport 2 User manual

Datascope

Passport

®

Datascope

Passport

®

Service Manual

0070-01-0441-02_revC_srvc color.indd 1 3/15/10 11:47:44 AM

Datascope

Passport

®

Service Manual

Datascope

Passport

®

FilterLine® is a U.S. registered trademark of Oridion Medical Ltd.

Copyright © Mindray DS USA, Inc. 2008. Printed in U.S.A. All rights reserved.Contents of this publication may not be
reproduced in any form without permission of Mindray DS USA, Inc.

Masimo SET

MediCO

miniMediCO

Microstream

Navigator

Nellcor

OxiMax

Oxismart

Passport 2

PatientNet

Velcro

Visa

®

is a U.S. registered trademark of Masimo Corp.

®

is a registered trademark of Oridion Medical Ltd.

2

®

is a registered trademark of Oridion Medical Ltd.

2

®

is a U.S. registered trademark of Oridion Medical Ltd.

™

is U.S. trademark of Mindray DS USA, Inc.

®

is U.S. registered trademark of Nellcor Puritan Bennett Inc.

®

is a U.S. registered trademark of Nellcor Puritan Bennett Inc.

®

is a U.S. registered trademark of Nellcor Puritan Bennett Inc.

®

is a U.S. registered trademark of Mindray DS USA, Inc.

®

is a U.S. registered trademark of GE Medical Systems Information Technologies.

®

is a registered trademark of Velcro Industries B.V.

®

is a U.S. registered trademark of Mindray DS USA, Inc.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441

Table of Contents

Contents ........................................................................................................................................................ v

Foreword.......................................................................................................................................................v

Note .............................................................................................................................................................v

Warning........................................................................................................................................................v

Operation......................................................................................................................... 1 - 1

Introduction.................................................................................................................................................... 1 - 1

Controls, Indicators And Connectors ................................................................................................................. 1 - 2

Operation...................................................................................................................................................... 1 - 2

Theory of Operation ......................................................................................................... 2 - 1

CPU Control Module ....................................................................................................................................... 2 - 2

MPC860T Host CPU, U2 .......................................................................................................................... 2 - 2

Serial Communications Channels............................................................................................................... 2 - 2

Fast Ethernet Controller............................................................................................................................. 2 - 3

Power-On Reset, U14............................................................................................................................... 2 - 3

Flash Memory, U3, U4, U5, U6, U180, U181, U182, U183 ....................................................................... 2 - 3

DRAM Memory, U8, U10......................................................................................................................... 2 - 4

RTC with CPU Supervisor.......................................................................................................................... 2 - 4

Battery Backup SRAM, U9 ........................................................................................................................ 2 - 5

Dual Port RAM, U604, U777.................................................................................................................... 2 - 5

Audio Generator Circuit, U12, U27, U13 .................................................................................................. 2 - 5

Module ID, U44 ...................................................................................................................................... 2 - 6

Tone Generator, U39............................................................................................................................... 2 - 7

LCD/CRT VGA Controller, U16................................................................................................................. 2 - 7

PCMCIA Interface.................................................................................................................................... 2 - 7

Serial EEPROM ....................................................................................................................................... 2 - 7

CO Interface Connector, J4 ...................................................................................................................... 2 - 8

Recorder Interface ................................................................................................................................... 2 - 8

Interface Connector, J23................................................................................................................... 2 - 8

CO

2

NIBP Interface Connector, J25 .................................................................................................................. 2 - 8

Defib Connector, J24 ............................................................................................................................... 2 - 8

SYNC Connector, J22.............................................................................................................................. 2 - 9

Docking Connector, J9............................................................................................................................. 2 - 9

3.3 Volt Power........................................................................................................................................ 2 - 9

-12 Volts DC ........................................................................................................................................... 2 - 9

Communications Processor and Support ..................................................................................................... 2 - 9

D/A Analog Outputs................................................................................................................................ 2 - 10

Analog Inputs.......................................................................................................................................... 2 - 10

SRAM .................................................................................................................................................... 2 - 10

Keypad and Rotary Knob ......................................................................................................................... 2 - 10

Control Functions..................................................................................................................................... 2 - 11

Module Bus ............................................................................................................................................ 2 - 11

Front End Module ........................................................................................................................................... 2 - 12

Power Supply.......................................................................................................................................... 2 - 12

Communication Isolation .......................................................................................................................... 2 - 12

Data Acquisition...................................................................................................................................... 2 - 12

Analog to Digital Converter ...................................................................................................................... 2 - 13

Microcontroller and Data Processing.......................................................................................................... 2 - 13

Memory ................................................................................................................................................. 2 - 14

I/O Ports and Software Register Programming ............................................................................................ 2 - 15

Signal Acquisition.................................................................................................................................... 2 - 16

Lead Fault Detection................................................................................................................................. 2 - 16

Pacer Pulse/Electrosurgical Interference Detection........................................................................................ 2 - 17

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 i

Table of Contents

Respiration ............................................................................................................................................. 2 - 17

Invasive Blood Pressure ............................................................................................................................ 2 - 18

Temperature............................................................................................................................................ 2 - 19

Timers .................................................................................................................................................... 2 - 19

Data Packets........................................................................................................................................... 2 - 20

TFT Display / Monochrome Interface Board and Keypad Board (P/N 0670-00-0686 or 0670-00-0726).................. 2 - 21

The EPLD Interface to the CPU Board VIA SPI .............................................................................................. 2 - 21

Video display connections ........................................................................................................................ 2 - 21

TFT Inverter Connection ............................................................................................................................ 2 - 21

Speaker connection ................................................................................................................................. 2 - 21

Encoder connection ................................................................................................................................. 2 - 21

NIBP Module (P/N 0997-00-0501) .................................................................................................................. 2 - 22

Pneumatic System Control......................................................................................................................... 2 - 22

Pressure Transducer, PT1 .......................................................................................................................... 2 - 23

Pressure Transducer, PT2 .......................................................................................................................... 2 - 23

Over-Pressure Detection............................................................................................................................ 2 - 23

Pump, M1 .............................................................................................................................................. 2 - 24

Dump Valve, V1...................................................................................................................................... 2 - 24

Linear Valve, V2...................................................................................................................................... 2 - 24

Primary Microcontroller, U10.................................................................................................................... 2 - 25

Secondary Microcontroller, U4 ................................................................................................................. 2 - 25

Memory ................................................................................................................................................. 2 - 26

CMOS Static RAM................................................................................................................................... 2 - 26

CMOS EEPROM...................................................................................................................................... 2 - 27

Voltage Sources ...................................................................................................................................... 2 - 27

Host Reset............................................................................................................................................... 2 - 28

Patient Connector Board AAMI......................................................................................................................... 2 - 29

Spark Gap Suppressor............................................................................................................................. 2 - 29

Neon Bulbs............................................................................................................................................. 2 - 29

Low-Pass Filter ......................................................................................................................................... 2 - 29

EMI Suppressor ....................................................................................................................................... 2 - 29

Patient and Power Isolation....................................................................................................................... 2 - 29

Provide mating for ECG, Temperature and two IBP connectors ......................................................................2-29

0670-00-0682-01 ................................................................................................................................... 2 - 30

0670-00-0682-02 ................................................................................................................................... 2 - 30

Patient Connector Board H.P. ........................................................................................................................... 2 - 31

Spark Gap Suppressor............................................................................................................................. 2 - 31

Neon Bulbs............................................................................................................................................. 2 - 31

Low-Pass Filter ......................................................................................................................................... 2 - 31

EMI Suppressor ....................................................................................................................................... 2 - 31

Patient and Power Isolation....................................................................................................................... 2 - 31

Provide Mating for ECG, Temperature and two IBP connectors......................................................................2-31

0670-00-0680-01 ................................................................................................................................... 2 - 32

0670-00-0680-02 ................................................................................................................................... 2 - 32

Nellcor/Interface Board................................................................................................................................... 2 - 33

Recorder Interface Board (AR-42)...................................................................................................................... 2 - 33

Detailed Description................................................................................................................................. 2 - 33

XE-50 Recorder Interface Board ........................................................................................................................ 2 - 34

Cooling Fault .......................................................................................................................................... 2 - 34

Fan-Fault Sense ....................................................................................................................................... 2 - 34

Power Filtering ........................................................................................................................................ 2 - 34

XE-50 Interface........................................................................................................................................ 2 - 34

ii 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Table of Contents

5V Regulator (U4).................................................................................................................................... 2 - 35

Power Supply ................................................................................................................................................. 2 - 36

Part Numbers 0014-00-0250 and 0014-00-0190-01 .................................................................................. 2-36

Part Number 0014-00-0251..................................................................................................................... 2 - 37

Communication Isolation.................................................................................................................................. 2 - 39

El Display Interface Board................................................................................................................................ 2 - 40

Overview ............................................................................................................................................... 2 - 40

Detailed Description................................................................................................................................. 2 - 40

Passport 2 Passive Display/Keypad Interface Board............................................................................................ 2 - 41

Overview ............................................................................................................................................... 2 - 41

Detailed Description................................................................................................................................. 2 - 41

NEC 10.4” Display/Keypad Interface Board ..................................................................................................... 2 - 43

Video Display Interface ............................................................................................................................ 2 - 43

TFT Inverter Interface ................................................................................................................................ 2 - 43

Speaker Interface .................................................................................................................................... 2 - 44

Encoder Interface .................................................................................................................................... 2 - 44

The CPLD Interface to the CPU Board VIA SPI.............................................................................................. 2 - 45

Passport 2 NIBP Module (P/N 0670-00-0730 or 0670-00-0746-01).................................................................... 2-46

Pneumatic System Control......................................................................................................................... 2 - 46

Pressure Transducer, PT1 .......................................................................................................................... 2 - 47

ADC, U2 ................................................................................................................................................ 2 - 47

DAC ...................................................................................................................................................... 2 - 48

Pump, M1 .............................................................................................................................................. 2 - 48

Dump Valve, V1...................................................................................................................................... 2 - 48

Linear Valve, V2...................................................................................................................................... 2 - 48

Over-Pressure Detection............................................................................................................................ 2 - 49

Pressure Transducer, PT2 .......................................................................................................................... 2 - 50

12VSW Circuitry, Q1, Q2 ....................................................................................................................... 2 - 50

Primary Microcontroller, U10.................................................................................................................... 2 - 50

Secondary Microcontroller, U4 ................................................................................................................. 2 - 51

Memory ................................................................................................................................................. 2 - 52

CMOS Static RAM, U5 ............................................................................................................................ 2 - 52

CMOS EEPROM, U9 ............................................................................................................................... 2 - 52

Hardware Locks ...................................................................................................................................... 2 - 53

Reset...................................................................................................................................................... 2 - 53

Host Reset............................................................................................................................................... 2 - 53

Interface Board (Nellcor, Nell-3™ and Masimo)......................................................................................... 2 - 54

SpO

2

Power Supply ................................................................................................................................................. 2 - 55

UART Serial Interface ............................................................................................................................. 2 - 56

SpO

2

Panel Interface Extension Connector........................................................................................................... 2 - 56

Repair Information ........................................................................................................... 3 - 1

Introduction.................................................................................................................................................... 3 - 1

Safety Precautions........................................................................................................................................... 3 - 1

Troubleshooting Guidelines .............................................................................................................................. 3 - 7

Exchange Programs ........................................................................................................................................ 3 - 7

Special Tools Required .................................................................................................................................... 3 - 7

Disassembly Instructions................................................................................................................................... 3 - 8

Assembly and Schematic Diagrams................................................................................... 4 - 1

Replacement Parts ............................................................................................................ 5 - 1

Parts List Front Housing .................................................................................................................................... 5 - 5

Parts List Rear Housing..................................................................................................................................... 5 - 15

Communication Ports Parts List .......................................................................................................................... 5 - 25

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 iii

Table of Contents

Calibration Procedure ....................................................................................................... 6 - 1

Calibration Introduction ................................................................................................................................... 6 - 2

Warning and Guidelines ................................................................................................................................. 6 - 2

Test Equipment and Special Tools Required........................................................................................................ 6 - 2

Description ............................................................................................................................................. 6 - 2

Diagnostics .................................................................................................................................................... 6 - 3

Diagnostic Test Menu ............................................................................................................................... 6 - 3

Keypad / Control Knob Test ..................................................................................................................... 6 - 4

Recorder Test .......................................................................................................................................... 6 - 5

Display Tests ........................................................................................................................................... 6 - 6

Pixel Test ................................................................................................................................................ 6 - 6

Color Test............................................................................................................................................... 6 - 7

NIBP Tests .............................................................................................................................................. 6 - 8

Verification .................................................................................................................................................... 6 - 17

Initial Set-up............................................................................................................................................ 6 - 17

ECG Tests............................................................................................................................................... 6 - 18

IBP 1 and IBP 2 Verification ...................................................................................................................... 6 - 20

Temperature Verification........................................................................................................................... 6 - 20

Verification.................................................................................................................................... 6 - 20

SpO

2

NIBP Verification ..................................................................................................................................... 6 - 21

Battery Operation Verification................................................................................................................... 6 - 21

Operation Verification...................................................................................................................... 6 - 21

CO

2

Leakage Current Tests .............................................................................................................................. 6 - 21

Preventive Maintenance.................................................................................................... 7 - 1

Preventive Maintenance Schedule ..................................................................................................................... 7 - 2

Mechanical / Physical / Visual Inspection ......................................................................................................... 7 - 2

Perform at Twelve Month Intervals.............................................................................................................. 7 - 2

Preventive Maintenance Kit .............................................................................................................................. 7 - 2

Perform Verification and NIBP Calibration – Annually ......................................................................................... 7 - 2

Perform Verification and CO

User Preventive Maintenance Introduction .......................................................................................................... 7 - 2

Care And Cleaning Of The Monitor .................................................................................................................. 7 - 3

Care and Cleaning of SpO
Cleaning CO

Sensors, Adapters And Sampling Components.............................................................................. 7 - 3

2

Sterilization and Cleaning of Reusable Cuffs ...................................................................................................... 7 - 4

Battery Replacement and Maintenance .............................................................................................................. 7 - 4

Battery Replacement ................................................................................................................................ 7 - 4

Battery Maintenance ................................................................................................................................ 7 - 4

Recorder Paper Replacement............................................................................................................................ 7 - 5

Care and Storage of Thermal Chart Paper ......................................................................................................... 7 - 5

How to Get Help ............................................................................................................................................ 7 - 6

References ..................................................................................................................................................... 7 - 7

Warranty....................................................................................................................................................... 7 - 9

USA, Canada, Mexico, and Puerto Rico..................................................................................................... 7 - 9

International (excluding North America) ..................................................................................................... 7 - 10

Manufacturer’s Responsibility ........................................................................................................................... 7 - 11

Extended Warranty......................................................................................................................................... 7 - 11

Calibration – Annually.......................................................................................... 7 - 2

2

Sensor.................................................................................................................. 7 - 3

2

iv 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Contents Introduction

Contents

Chapter

1.0 Operation ............................................................... 1-1

2.0 Theory of Operation ................................................ 2-1

3.0 Repair Information .................................................. 3-1

4.0 Assembly and Schematic Diagrams ......................... 4-1

5.0 Replacement Parts ................................................... 5-1

6.0 Calibration Procedure .............................................. 6-1

7.0 Preventive Maintenance .......................................... 7-1

Foreword

This Service Manual is intended as a guide for technically qualified personnel during repair
and calibration procedures. The information has been divided into the eight chapters listed
above. A detailed table of contents is provided on the first page of each chapter.

This publication may have been updated to reflect product design changes and/or manual
improvements. Any such changes to this manual would be accomplished by supplying
replacement pages and instructions for inserting or affixing them into the manual.

Note

Unauthorized servicing may void the remainder of the warranty. Check with the factory or
with a local authorized representative to determine the warranty status of a particular
instrument.

Warning

The Passport 2 operates on line voltages. Therefore, an electric shock hazard may exist
when the instrument covers are removed. Repair and calibration procedures should only be
performed by qualified personnel who proceed with care and follow proper servicing
techniques. Warnings are given in Chapters 4 and 7, as well as in other appropriate
locations.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 v

Introduction War nin g

This page intentionally left blank.

vi 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

1.0

Operation

1.1 Introduction ................................................................................ 1-1

1.2 Controls, Indicators And Connectors ............................................ 1-2

1.3 Operation .................................................................................. 1-2

1.1 Introduction

Sections 1.2 and 1.3 are intentionally left blank. Please refer to the Operating Instructions for
complete details.

OPERATING INSTRUCTIONS PART NUMBER

For software version V.x & earlier

Domestic 0070-00-0440-01

International 0070-00-0440-02

For software version V.x & later

Domestic 0070-00-0649-01

International 0070-00-0649-02

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 1 - 1

Controls, Indicators And Connectors Operation

1.2 Controls, Indicators And Connectors

THIS SECTION LEFT INTENTIONALLY BLANK. REFER TO THE OPERATING INSTRUCTIONS.

1.3 Operation

THIS SECTION LEFT INTENTIONALLY BLANK. REFER TO THE OPERATING INSTRUCTIONS.

1 - 2 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

2.0

Theory of Operation

2.1 CPU Control Module .................................................................... 2-2

2.2 Front End Module ....................................................................... 2-12

2.3 TFT Display / Monochrome Interface Board and

Keypad Board (P/N 0670-00-0686 or 0670-00-0726) .............. 2-21

2.4 NIBP Module (P/N 0997-00-0501) .............................................. 2-22

2.5 Patient Connector Board AAMI .................................................... 2-29

2.6 Patient Connector Board H.P. ...................................................... 2-31

2.7 Nellcor/Interface Board .............................................................. 2-33

2.8 Recorder Interface Board (AR-42) ............................................... 2-33

2.9 XE-50 Recorder Interface Board .................................................. 2-34

2.10 Power Supply ........................................................................... 2-36

2.12 El Display Interface Board ......................................................... 2-40

2.13 Passport 2 Passive Display/Keypad Interface Board ................. 2-41

2.14 NEC 10.4” Display/Keypad Interface Board .............................. 2-43

2.15 Passport 2 NIBP Module

(P/N 0670-00-0730 or 0670-00-0746-01) .............................. 2-45

2.16 SpO2 Interface Board (Nellcor, Nell-3™ and Masimo) ................ 2-54

2.17 Power Supply ........................................................................... 2-55

2.18 SpO2 UART Serial Interface ...................................................... 2-56

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 1

CPU Control Module Theory of Operation

2.1 CPU Control Module

Overview

This board has the main program and system controller for the Passport 2. It also contains
the Communications Coprocessor, PCMCIA interface, RTC, Audio, CRT/LCD controller,
Serial Channels and module bus interface connectors.

2.1.1 MPC860T Host CPU, U2

Device U2, is a MPC860T Microcontroller, which contains a PowerPC core, 32 bit address
and data bus, Memory Controller (8 banks), general purpose timers, System Integration Unit
(SIU), Multi-Level Interrupts, Communications Processor module, SPI port, 100 Mbit Ethernet
Controller, and a Dual PCMCIA interface. Clock oscillator Y1, 5 Mhz, is multiplied by the
MPC860T's PLL circuit to achieve the 45MHz for Passport 2. There are six serial channels,
of which five are used. Two are full RS-232 compliant and are used for external
communications: one is used for the Recorder module; one is used to connect to the
Instrument Radio; and one is used for the Audio Synthesizer which goes to the Keypad/
Display connector.

There are eight programmable chip select/wait state control groups, only six are used. They
are listed below.

The power-on reset to the microcontroller is generated by U14, MAX814L CPU Supervisor.
The signal generated is active low for 140ms. PORESET* is generated whenever both VCC
rises from 0 to 4.75 volts and the 3.3V rises from 0 to 2.75V. The PORESET* signal is
distributed to other components that require a power on reset by using a spoke distribution
with series resistors instead of a daisy chain to better balance the signal paths. The U1 CPLD
in turn generates a HRESET* signal and a buffered BRESET* signal that is used to reset all
external components that require a reset other than PORESET*.

All high speed clock signal and control lines have series terminating resistors to reduce EMI.

2.1.2 Serial Communications Channels

There are four serial communications channels called SCC's that are part of the MPC860T's
Communication Processor Module. The following describes the function of each of them.

SCC1 - This channel is assigned to external communication use. It is buffered (U49) to RS­232 levels before connection to the docking connector which is part of the base station or
comm-port system. SCC1 will operate in the standard UART mode with all hardware control
lines available.

SCC2 - This channel is assigned to external communication use. It is buffered (U50) to RS­232 levels before connection to the docking connector which is part of the base station or
comm-port system. SCC2 will operate in the standard UART mode with all hardware control
lines available.

SCC3 - This channel is assigned to the Instrument Radio on connector J15.

2 - 2 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation CPU Control Module

SCC4 - This channel is assigned to the serial Recorder. It operates at 3V logic levels and is
connected to Recorder Connector J8. SCC4 will operate in the standard UART mode with all
hardware control lines available.

There are two Serial management Channels called SMC's that are part of the MPC860T's
Communication Processor Module. The following describes the function of each of them.

SMC1 - Not used. Pins used as general purpose I/O.

SMC2 - This channel is assigned to Audio. The audio circuit is composed of three integrated

circuits, Wave Table Music Synthesizer, a 24 Bit Stereo D/A Converter and a one watt
Power Amplifier. It operates at 3V logic levels and is connected to the Keypad/Display J5.
SMC2 will operate in the standard UART mode with no hardware control lines available.

2.1.3 Fast Ethernet Controller

The MPC860T includes a 10/100 BASE-T Ethernet channel. The fast Ethernet Controller is
implemented independently providing fast Ethernet connectivity without effecting the
performance of the CPM. Full duplex 100 Mbps operation is supported at a system clock of
45 Mhz and higher. A 25 Mhz system clock supports 10 Mbps operation or half duplex 100
Mbps operation.

2.1.4 Power-On Reset, U14

The Power-On reset signal is created by components U14, R1, R12, R13 and Q4. The active
low power-on reset signal required by the MPC860T, as well as other components that
require reset, is generated for both logic voltages 5V and 3.3V. This keeps the CPU in reset
until the power for all the digital components are above minimum operating levels. The reset
signal PORESET is distributed in a spoke pattern with the following references, PORESET*,
POREST2*, PORESET3*, PORESET4*, and PORESET5*. The duration of the power-on reset
signal is 140ms min. The MPC860T requires only 3us minimum after power is stable and all
other components that receive this reset require less than 1ms.

2.1.5 Flash Memory, U3, U4, U5, U6, U180, U181, U182, U183

Program code is stored in eight flash memory devices configured as 2M x 32 bytes in 2
banks for a total of 16 Mbytes. These devices allow for in circuit programming via the
MPC860T background debug mode (BDM). There are no special programming voltages,
programming is done using the existing 3.3Volts.

This is one way to allow for initial factory programming as well as software upgrades.
Alternately a boot loader can be programmed into the flash parts using the BDM, and the
initial software and all upgrades can be programmed into the flash by the boot loader from
a PCMCIA memory card.

The Flash devices are configured and connected to the processor in the byte mode. The
specified access time for the Flash devices is 90nsec and will therefore require 4 wait states.

Upon reset, the MPC860T provides a boot chip select CS(0) which is hard wired to the flash
memory to allow boot of the operating software. The board support software must execute
prior to any other external or internal hardware, in order to function properly.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 3

CPU Control Module Theory of Operation

The Flash devices are provided a buffered reset by FET Q9 and associated components. This
reset signal is generated from the MPC860T's HRESET. The reset is required to place the
Flash devices' internal state machine in a known state after power is applied for either
fetching or programming.

Bank decoding is performed by a sub-circuit of CPLD U1, and is dependent on the state of
Address line A(8) in conjunction with active CS0*.

2.1.6 DRAM Memory, U8, U10

This memory is made up of two 4M x 16 devices which form a 4M x 32 byte memory array.
These memories are volatile as well as requiring special timing and control signals, RAS*
and CAS* to operate. The type of DRAM is Fast Page Mode with an access time of 50nsec.
The special timing signals required are generated by an internal timing circuit contained in
the MPC860T. This timing generator is called Universal Programmable Machine A (UPMA).
There is another one called Universal Programmable Machine B (UPMB), which is not used.

The universal programmable machines are flexible interfaces that connect to a wide range of
memory devices, such as Fast Page Mode Dram's. At the heart of the UPM is an internal
memory RAM that specifies the logical value driven on the external memory controller pins
for each clock cycle. Each word in the RAM array provides bits that allow a memory access
to be controlled with a resolution of one quarter of the external bus clock period on the byte­select and chip-select lines. The RAM array contains 64, 32 bit words. The internal signal
timing generator loads the RAM word from the RAM array to drive the general-purpose lines,
byte-selects, and chip-selects.

The UPM RAM array is to be loaded by the board support software at power-on. The
following is UPM RAM array values to support 50nsec Fast Page Mode DRAM with the
processor operating at 50MHz.

UPMA Initializations for 50nsec DRAM's @ 50Mhz.

2.1.7 RTC with CPU Supervisor

The Real Time Clock module, BQ4847, integrates a time of day clock, a 100 year calendar,
a CPU supervisor, a battery and a crystal in a 28 pin DIP module. There are 16 registers
which contain real-time clock and alarm functions. The clock has an accuracy of +/-1 minute
per month. The duration of the power-on reset signal is 100ms min. The MPC860T requires
only 3us minimum.

Using the BQ4747’s CE out and battery voltage out, Vout, static RAM U9 is made to be non­volatile. The internal battery powers the real time clock and maintains SRAM information in
the absence of system voltage. When an out of tolerance (4.3 to 4.5 volt) condition is
detected the BQ4747 generates an interrupt warning. The interrupt is fed to the IRQ0 NMI
input on the MPC860T. This will allow 90us min. to save any data to the non-volatile SRAM.

2 - 4 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation CPU Control Module

2.1.8 Battery Backup SRAM, U9

The SRAM is configured as 128K x 8 bits and is used to store system configuration settings.
These settings are required to be non-volatile, therefore the SRAM is battery backed-up when
system power is removed. This is achieved by the battery output that is contained in the RTC
module, U7, and is outputted on pin 1.

2.1.9 Dual Port RAM, U604, U777

There is a high speed 2K x 8 Dual Port RAM with internal logic for inter-processor
communications. The device has two independent ports with separate control, address, and
I/O pins that permit independent asynchronous access for reads to any location in memory.
However, an attempt by one of the processors to access ('READ' or 'WRITE') an address
location at the same time the other processor is attempting to access the identical location
results in a 'BUSY' condition, and results in a 'write inhibit' to whichever side asserted the
chip enable last (Not all such accesses will be 'WRITE LEFT/WRITE RIGHT'). The 'BUSY'
condition is not reported to either processor in this implementation, and therefore, the
software must be designed so as to avoid the possibility of concurrent access by both
processors to an identical location.

The device is used for inter-communication between the main processor, MPC860T (U2) and
the communication processor MCF5282 (U22). Refer to the Module Bus Protocol
Specification (See Appendix).

The implementation uses the interrupt function. There are two flags, one for each side of the
DPRAM. A memory location within the DPRAM is assigned to each flag. The interrupt line to
the MPC860T is asserted when the MCF5282 writes to memory location CS1 + 0x0000
07FE. In order to reset this interrupt flag, the MPC860T must access memory location CS3
+0x0000 0FFE. Similarly, the interrupt line to the MCF5282 is asserted when the MPC860T
writes to memory location CS3 + 0x0000 0FFF. In order to reset this interrupt flag, the
MCF5282 must access memory location CS1 + 0x0000 07FF. Please note that in addition to
the flag functions described above, these two addresses are valid memory locations and may
be used for message passing.

A 5V to 3.3V conversion is performed with U777. This is to protect the DPRAM, which
cannot have 5V logic on any of its pins, even if it is not accessing the bus.

2.1.10 Audio Generator Circuit, U12, U27, U13

The audio circuit is composed of three integrated circuits, Wave Table Music Synthesizer, a
24 Bit Stereo D/A Converter and a one watt Power Amplifier.

U12 is a complete general MIDI wave table synthesizer on a single integrated circuit. The
MIDI interpreter, synthesis engine, effects processing, and all memory are included on chip.
The device receives a standard serial MIDI data stream at 31.25 +/-1% kbits/s, and outputs
a stereo 16 bit digital audio stream at 44.1kHz.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 5

CPU Control Module Theory of Operation

The digital outputs LRCLK and SOUT from the U12 provide the clock and the digital audio
data input to the stereo D/A converter. This is a complete stereo digital to analog system
including digital interpolation, 128X third order delta-sigma D/A conversion, digital de­emphasis and analog filtering. The de-emphasis circuit is not used in this application.

The stereo outputs from the U27 are summed together and is fed to the power amplifier U13,
which is a bridge connected audio power amplifier capable of delivering 1watt of
continuous average power to an 8 ohm speaker load. The circuit is optimized for a
frequency range of 100Hz to 10KHz.

2.1.11 Module ID, U44

There is a Module ID port implemented by U44 that is used to read the ID code from any
device that is connected to Docking connector, J9. These devices can be either a Base Station
or Comm Ports. Each of these devices has a unique code. The base station is hot swappable,
while the Comm Ports are not hot swappable. When any base station is connected or
removed from the Docking connector J9 using live insertion, an interrupt IRQ4* is generated.
When a Comm Port, which is not hot swappable, is powered up with a Passport 2
monitor, the module ID is read by software, and is in the flow of the start-up code. This
reading of the module ID upon power up is automatic and is not dependent on whether there
is an IRQ4* or not, or if a base station or Comm Port is connected. Therefore a duplicate
IRQ4*, which may be generated by the modules upon power up, is redundant.

This IRQ4* interrupt is falling edge triggered and can be sourced only when IRQB* is
previously low and IRQA* then follows and goes low. The state diagram for the IRQA* /
IRQB* logic is such that IRQB* must be low prior to an IRQA* falling edge. In the Comm
Ports, IRQB* is tied to GND and IRQA* is driven low after the circuitry becomes active, thus
the condition is met. In the base station, IRQB* is driven low whenever there is power
applied to the base station, and IRQA* is driven low whenever the base station is powered
AND the monitor's 3.3V power is within regulation, again, meeting the condition.

IRQA* and IRQB* (on J9-17, J9-67) are both generated external to the CPU board.
Components involved in the state control logic on the CPU board, affecting the rise time of
IRQA* and IRQB*, are components R185, R174, C427, and D9. U64 is used to generate
IRQ4*.

The signal that enables U44 to drive the Module ID field onto the data bus is MODIDCS*,
active low. It is generated by a sub-circuit of CPLD U1 by decoding Address lines A[18:20]
in conjunction with an active CS3*.

2 - 6 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation CPU Control Module

2.1.12 Tone Generator, U39

The tone generator is implemented using an eight bit microcontroller. The device generates a
tone signal of 909Hz for a duration of 300ms. The tone is generated in response to the
following input conditions:

1. When the system is first turned on, the level of the MPC860T's BRESET* (same as
HRESET*) signal is monitored. If this level is detected as high, the tone is generated.

2. When an active low status signal input is detected, the tone is generated. The status
signal tone 769Hz for a duration of 300ms is generated by the MPC860T on Port A, bit
4 (PA4). The signal can be repeated as required in order to create a series of tones.

2.1.13 LCD/CRT VGA Controller, U16

The LCD/VGA controller is a SPC8110 with an integrated RAMDAC, PLL Bit Block Transfer
engine and a VL Local Bus interface. It is capable of displaying 256 colors. Support for video
modes of 640 X 480 and 800 X 600 is required. The display controller needs to be able to
drive a TFT color LCD (10.4" or 12.1") (single scan), or EL panel (dual scan), or
Monochrome LCD Passive (dual scan) and an external VGA color CRT simultaneously.

The display system consists of the LCD/CRT VGA controller (U16), clock oscillator (U65), the
programmable clock synthesizer (Y2 & U66), and video display RAM (U18 & U19). The
signals required by the various display panels are routed to the Keypad/Display board
through connector J5. The various Keypad/Display boards have specific interface connectors
for each display type, requiring only a simple one-to-one cable assembly. The display panel
identifies itself to the CPU module by connecting selected pins in the VIDSEL[4:1] field
directly to the power net. These signals are pulled down to 3VGND on the CPU module
through 33.2K resistors, and their assigned value is then read, in order to identify the panel
type.

2.1.14 PCMCIA Interface

The PCMCIA interface is a dual interface called Socket A and Socket B. The PCMCIA cards
plug into a dual stacked connector assembly, J14. The MPC860T's PCMCIA host adapter
module provides all the control logic for each PCMCIA socket interface and requires only
power switching logic and buffering. The additional external buffering allows the PCMCIA
host adapter module to support up to two PCMCIA sockets and provide electrical isolation.
Because the PCMCIA interface specification was designed around the Intel (Little Endian)
method of storing 16 bit words, a byte swapping scheme had to be employed in order to
conform to the standard. Motorola follows the Big Endian method.

2.1.15 Serial EEPROM

The memory is made up of 512 bytes of non-volatile memory. U45 is a dip part and is
socketed to allow programming the memory with an external programmer. This device is
used to store network settings. Communications from the device is done via the MPC860T's
SPI interface. To select this SPI device the MPC860T's, SPISEL signal (PB31) should be set to
logic '0'.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 7

CPU Control Module Theory of Operation

2.1.16 CO Interface Connector, J4

This connector connects the Communications Processor Module Bus to the External Parameter
Module. In addition power (+5Vdc and +12V2) and ground are provided. The digital
signals are protected from ESD by capacitors C489 to C494.

2.1.17 Recorder Interface

The recorder interface (J8) is a serial interface which is 8 bit, 1 stop bit, no parity and a
baud rate of 38.4K. The recorder interface is implemented using the MPC860T SCC4.

The recorder is controlled by sending a series of software commands along with data over
the serial interface. The recorders electronics process the incoming commands and data and
send print information to the print head.

Hardware handshaking is provided using the RTS*/CTS* control lines. Handshaking signals
are used to control the transmission of data to the recorder and to ensure that the MPC860T
does not send another command until the current one has been processed.

The RECRST* signal is used to reset the recorder. This signal is an active low output from
PB(16) of the MPC860T and is a software control function.

There is an additional signal which is located on the connector, IRQ3*, which indicates
when data can be sent.

This connector also provides an interface to the fan for control and monitoring. There is a
control line from the MPC860T to turn the fan on or off and a status signal that indicates if its
functioning.

2.1.18 CO2 Interface Connector, J23

This connector connects the Communications Processor Module Bus to the external CO2
module. In addition power (+5 Vdc and +12V2) and ground are provided. The digital
signals are protected from ESD by capacitors C136 to C139.

2.1.19 NIBP Interface Connector, J25

This connector connects the Communications processor module bus to the external NIBP
module. In addition power (+5 Vdc, +12V2) and ground are provided.

2.1.20 Defib Connector, J24

This connector provides the interface to an external Defibrillator. SMC1 is provided if serial
communications is necessary. There is a provision to accept a logic signal that is monitored
by input PB(14) on the MPC860T. There is a provision for an analog input signal that is fed
to the 10 bit A/D converter that is contained with the Communication processor (916X1). In
addition there is a re-created analog output (ECG_OUT) of the ECG waveform and a
ECG_SYNC signal which is the E trigger from the front end electronics. The ECG_SYNC
signal which is the E trigger from the front end electronics or ECG_SYNC created by the 12
lead communications data from the Mortara card within the MPC860T. The source is
controlled by the MPC860T. All signals are filtered with T-Pole filter devices.

2 - 8 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation CPU Control Module

2.1.21 SYNC Connector, J22

This connector provides the interface to an external device. There is a provision for an
analog input signal that is fed to the 10 bit A/D converter that is contained with the
Communication processor (916X1). In addition there is a re-created analog output
(ECG_OUT) of the ECG waveform and blood pressure (IBP_OUT).

2.1.22 Docking Connector, J9

The docking interface connector provides the interface between the CPU Control module and
the Base Station or a Comm-Port. The main purpose of the Base Station or Comm-Port is to
provide interface connectors and some interface circuitry that is not part of the CPU Control
module. It is not feasible or practical to include all the connectors on the CPU Control module
itself. The signal groups that are part of the docking interface are shown in the table below:

2.1.23 3.3 Volt Power

The 3.3 Vdc is generated by Synchronous Step-Down Power Supply Controller U47
(MAX767) and associated discrete components. The input to the power supply controller is
+5 Vdc and its output is +3.3 Vdc +/-5% at 750ma. The controller operates a frequency of
300 Khz. The current sense resistor (R32) is connected to the controller using a Kelvin
connection (no current flow in sense lines). The current limit is controlled by current sense
resistor R32.

2.1.24 -12 Volts DC

There is a limited requirement for -12 Vdc @ 30 ma max. The supply voltage was created by
using power inverter U51 (LTC1144) operating at 10KHz. This device takes the +12V1 as
an input and generates -12 Vdc +/- 10% as an output. The -12 Vdc is used by RS-232
buffers U49 and U50 as well as Op-Amp U101.

2.1.25 Communications Processor and Support

The Communications Processor is U22, a Motorola MCF5282 microcontroller operating in
master mode. The board pulls CPRCON* low, which causes the processor to enter this mode
as it comes out of reset. The internal 64.0 MHz clock is generated by the internal synthesizer
from a 8.000 MHz reference crystal, Y600. The crystal operates with roughly sinusoidal
waveforms, and therefore generates less EMI than a square-wave oscillator module. To
further minimize EMI and avoid the need for external pull up resistors, all unneeded dynamic
I/O pins are set as outputs and disabled. This is performed at initial software boot up. This
also helps reduce power dissipation.

The purpose of the Communications Processor is to communicate with Passport 2
measurement modules such as NIBP, Front End, etc. The communications is handled over a
RS-485 module bus, where the Communications Processor is the master and everyone else is
a slave. This processor also handles scanning the front panel keypad, rotary knob, and
updating its LEDs.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 9

CPU Control Module Theory of Operation

2.1.26 D/A Analog Outputs

There are two analog outputs for recreation of the ECG waveform and IBP measurement.
Both analog signals are created using a dual 12-bit D/A, U724 and Op-Amp, U701. The
required 4.096V reference is supplied by U638.

The ECG_OUT channel is composed of half of U701. The first stage is a low pass filter with
a gain of 2 and a level shift to allow a maximum output swing of ± 4.096V. The second
stage provides a gain of 1.25. The IBP_OUT channel is composed of half of U701. The first
stage is a low pass filter with a gain of 2 and a level shift to allow a maximum output swing
of ± 4.096V. The second stage provides a gain of 1.25 allowing the maximum amplitude to
be ± 5V. The dual 12 bit D/A converter gets its data from the Communications Processor's
SPI port qualified by PCS0. Clock and data to U724 are buffered by. The data is recreated
from measurement data received by the Communications Processor over the module bus.

2.1.27 Analog Inputs

The communications Processor has a 6 channel A/D converter, only 4 channel are used at
this time. The A/D converter is only for monitoring voltages and not for critical
measurements. AN0 and AN1 are assigned to external analog inputs. There is an attenuator
circuit provided to keep the input to the A/D within its limits. AN3 and AN4 are assigned to
measure the internal battery voltages. They also have an attenuator circuit which attenuates
the battery voltage by 1/4, to stay within the limits of the A/D converter (5 Vdc).

2.1.28 SRAM

There is 128K x 8 bytes SRAM which is used to store temporary variables and data required
by the Communications Processor.

2.1.29 Keypad and Rotary Knob

The front panel keypad is interfaced to the QSPI port qualified by PCS1. In order to read a
key, keypad scanning is used. The actual scanning logic is contained on the Interconnect
board, 0670-00-0686 and 0670-00-0714 in CPLD, U1. The keypad rows are exercised
with a Awalking zero pattern. This means that three out of four lines will always be at a logic
1 with one line driven low. In a complete cycle, each line will sequentially go low, driving a
different row on the keypad. This cycle is repeated continuously at a fast rate. The eight
columns are read, whenever a key is depressed, the coordinates of that key will be
determined by knowing which column line. The Communications Processor sends the scan
pattern on the QSPI port transmit output (MOSI) and receives the keypressed response on the
QSPI receive input (MISO). The QSPI signal are connected to the Interconnect board through
connector J5. The keypad connects to mating connectors on the Interconnect Board.

The front panel rotary selector is quadrature encoder with an integral switch. The purpose of
this device is for LCD menu scroll and selection. The quadrature signals CHA and CHB are
input from connector J5-70 and J5-71. The Communications Processor interprets the serial
data stream and sends it to the MPC860T through the Dual Port Ram, representing direction
and speed as well as the status of the integral switch.

2 - 10 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation CPU Control Module

2.1.30 Control Functions

There is a DC/DC converter module, PS1 which provides isolated DC power to the front end
circuitry. The module can be turned on by a logic 1 on the Communications Processor port
pin PGP7.The Communications Processor reset input is controlled by a signal from the
MPC860T, port pin PA(6). The signal required for reset is a logic 1. The signal is inverted by
FET Q1 before being connected to the Communications Processor RESET* pin.

2.1.31 Module Bus

Communications with all measurement modules in the ECM is through a RS-485 module bus.
The Communications processor is the host and all modules are slave devices. The
Communications Processor UART connects to the module bus through RS-485 buffer/driver
U20. The direction of the data flow through the RS-485 buffer driver is controlled by two
different signals from port pins on the Communications Processor. Receive is controlled by an
logic 0 on port pin PGP6 and logic 0 on PGP0 Transmit is controlled by a logic 1 on PGP0
and a logic 1 on PGP6.There is a module bus connection from the isolated front end through
RS-485 buffer driver, U28. The isolation is provided by opto couplers. The front end transmit
data is provided by opto coupler U230 and receive data by opto coupler U231 along with
Q2 and part of U100. The direction of data flow is controlled by opto coupler U232 along
with part of U100.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 11

Front End Module Theory of Operation

2.2 Front End Module

Overview

This document describes the theory of operation of the ECM Frontend module. This module is
responsible for acquisition of most of the patient-safety isolated signals, namely the ECG,
Respiration (by impedance), Temperature, and two channels of Invasive Blood Pressure.

The Front End Module consists of a common isolated power supply, data isolation,
microcontroller, and A/D converter, shared between the various patient signals.

2.2.1 Power Supply

The power supply takes a raw +12v DC supply voltage and generates the highly isolated
operating voltages required by the front end module. Since the input voltage varies over a +/

-5% range, some form of regulation is required. To preserve efficiency, a modular switching

supply is used.

This power supply requires sufficient isolation between the input and output to withstand the
open circuit voltage of a defibrillator, up to 5 kV. Further, it requires low capacitance
between the input and output, to minimize leakage currents which may flow should the
patient accidently contact line voltage.

2.2.2 Communication Isolation

The communication between the front end module and the host must be isolated to the same
degree as the power supply. The communications consist of an asynchronous bidirectional
serial data stream at 500 k baud. Since these signals are all digital, the isolation is
performed with optocouplers. All these devices are a special type which feature very high
isolation voltage.

2.2.3 Data Acquisition

The various signal processing blocks, such as ECG, IBP, etc., generate both analog
(waveform) and digital (status) signals. The purpose of the data acquisition system is to
capture these signals and to format them into a data stream suitable for transmission through
the communication isolation circuits. The system consists of a multiplexed analog to digital
converter, a single-chip microcontroller, and some digital level shifters. The microcontroller
serves the additional purpose of interpreting commands received from the host.

2 - 12 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Front End Module

2.2.4 Analog to Digital Converter

The MAX147 ADC is operated in the single ended bipolar mode, with external clock. The
control byte sent to the converter by the QSPI is %1mm, where mm is the ADC multiplexer
channel. Since the entire analog signal path is “floated” on the +2.5 volt reference, the ADC
analog common is referenced to this voltage also. The ADC therefore produces signed output
data for analog inputs corresponding to nominally ±1.25 volts around the +2.5 volt
reference. The ADC results are read into the QSPI receive RAM as words, and are left­justified. That is, the sign bit of the ADC data is the msb of the word, and the 12 bit ADC
data is padded with 4 trailing zeros. The ADC regards the leading “1" in the command byte
as a synchronization bit. Therefore, the output data justification is controlled by the
justification of the command byte within the word transmitted by the QSPI.

2.2.5 Microcontroller and Data Processing

The Front End is controlled by U224, a Motorola MCF5282 microcontroller operating in the
single-chip mode. The board pulls RCON* high, which causes the processor to enter this
mode as it comes out of reset. The internal 64.0MHz clock is generated by the internal
synthesizer from a 8.000 MHz reference crystal. The crystal operates with roughly sinusoidal
waveforms, and therefore generates less EMI than a square-wave oscillator module. To
further minimize EMI and avoid the need for external pull up resistors, all unneeded dynamic
I/O pins are set as outputs and disabled. This is performed by programming all the unused
general purpose I/O pins as outputs at initial software boot up. This also helps reduce power
dissipation. The other default values that are set by RCON* high are: boot port size - internal
(32 bits); pad driver load - full drive strength; PLL reference - crystal; boot select - internal boot
device; PLL mode - normal.

Two SCI ports are used. The first SCI port is used to interface to the host communication
controller across the isolation barrier via the opto-couplers. The processor lies on the patient
isolated side of the barrier, and communicates using the serial module bus. The required SCI
baud rate is 500K baud. A second SCI is used to communicate to the SpO
third SCI is used for debugging purposes.

Power for the core is supplied by a +3.3VD switching power supply. Power for the internal
A/D converter is supplied by a +5V linear regulator. The processor is resetable by a hard
reset using several methods: 1) on power up; 2) generated locally by monitoring a voltage
supervisory chip; and 3) the provision is made to have the module bus reset from the CPU
side sent across the isolation barrier optocouplers, and then go to the microcontroller reset
pin causing a hard reset. The Communications Processor will reset all the modules on the
module bus at the beginning of its operation (after its own initialization).

A general purpose timer is used for several functions. One input capture channel is used for
the pacer detection edge capture. Two output compare channels are used to implement the

38.4KHz respiration clock. The real time ECG trigger pulse is used with a general purpose

I/O.

The periodic interrupt timer has the capability to be set to interrupt every 2ms and 0.5ms for
software ISRs.

boards. The

2

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 13

Front End Module Theory of Operation

Emulation capabilities and high level debugging are included using a JTAG port configured
as a Background Debug Mode (BDM) connector. A 26-pin header connector, J204, is
provided.

Hardware multiply and accumulate (MAC) functionality for implementing the digital software
filters is provided.

No external hardware interrupts are required.

2.2.6 Memory

Since the processor operates in the single chip mode, only internal memory is used. The
device contains a ColdFire Flash Module (CFM), which is constructed with eight banks of
32K x 16-bit Flash to generate a 512-Kbyte, 32-bit wide electrically erasable and
programmable read-only memory array. The CFM is ideal for program and data storage for
single-chip applications and allows for field reprogramming without external high-voltage
sources. The voltage required to program and erase the Flash is generated internally by on­chip charge pumps. Program and erase operations are performed under CPU control
through a command driven interface to an internal state machine. All Flash physical blocks
can be programmed or erased at the same time, however, it is not possible to read from a
Flash physical block while the same block is being programmed or erased. The array used in
the MCF5282 makes it possible to program or erase one pair of Flash physical blocks under
the control of software routines executing out of another pair.

Some of the requirements satisfied by the design are 8KB SRAM and 96KB Flash EEPROM.
The SRAM is used for the BOOT RAM, stack, and vector table. The Flash is used for the run­time code and satisfies the minimum of 64K, but expandable to at least 96K for ST/
Arrhythmia and future growth. The 96K is divided into 2 blocks: 8K minimum for the
bootloader code, and 88K minimum for the application code.

The Flash has a bulk erase mode. It is intended that the bootloader can be erased and
changed only at the factory, while the application code can be reloaded in the field. The
Flash has a security register, a protection register, and a lock control bit, all used to protect
the boot code from accidental erasure. For added protection, a separate external program/
erase jumper J7 is supplied, giving the capability to use jumpers for factory programming.
The jumper is connected to a general purpose I/O pin and is only read by software in order
to have permission to program the boot code. The application code is that which actually
runs the module, following initialization, and is field downloadable via the module bus. The
bootloader code performs basic initialization of the system, then passes control to the
application. The bootloader also contains support for module bus downloads of the
application code, in the event the application code is corrupted or is to be updated. The
system can always recover from a failed download, since the bootloader cannot be
accidentally erased or corrupted outside the factory.

2 - 14 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Front End Module

The processor is to be soldered to the board unprogrammed. Initial programming of the
bootloader is to be performed by the J204 BDM connector (Background Debug Mode). The
application code can also be installed by the BDM, or it can be downloaded via the module
bus once the bootloader is installed. Note that the BDM can also be used to facilitate board
testing, besides downloading code.

The RAM requirements are met by the internal SRAM array. The vector table lies within the
RAM. This allows the bootloader and application code to each install its own vectors at
runtime. Note that when a Flash module (in this case the bootloader module) is configured as
bootable, the initial PC, stack pointer, etc., are fetched from the module's shadow registers,
not the usual vector table. Therefore, the system is able to boot despite having undefined
RAM contents in the vector table at startup. One of the first tasks of the code is then to install
a valid vector table in the SRAM. This must be done before any exception processing can
occur.

2.2.7 I/O Ports and Software Register Programming

The interfaces to the processor are through the general purpose I/O ports, the QSPI, the SCI
(UART), and the timer ports. The internal ADC is also used for status monitoring.

General purpose I/O expansion is available principally on ports TA[2], TB[2:1], NQ,
SD[5:3], TD, TC[1:0], QS[6:4], QA[4].

Ports EL, EH, and AS[5:2] are used for microprocessor control signals and are configured as
outputs, except for Port EH bit 1, which is an input. The table below shows the bit
assignments for the ports. Port SD[2:0] is used for the SpO
TA and TB are used for the general purpose timer signals and are listed below. Port QS is
used for the QSPI signals and is listed below. Ports UA, TC, and AS are used for the SCI
signals and are listed below. Port DD is used for the BDM signals, but is not listed below.
Several ports are reserved for future interfaces using external address and data bus lines.
These ports are A, B, C, D, E, F, G, H, and J. All of the unused I/O are all configured as
outputs to eliminate the need to terminate these pins to a valid logic level.

ADC inputs and general purpose I/O are provided by Port QA and QB. The ports can be
used for all the ADC signals, but have multiple functions. They can be configured with
external analog multiplexer chips to accept as many as 18 analog inputs, utilizing the
multiplexed signals MA1 and MA0 on port QA bits 1 and 0. This is used to extend the
capabilities of the internal ADC. In this design, we accept 7 ADC inputs and don't need an
external analog multiplexer chip.

The function and pin assignments of these ports are described in the tables below. The exact
function of each signal will be more fully described in the discussion of the individual signal
processing circuits. Each pin can be individually configured as an input or output. Software
performs this configuration during initialization, and no subsequent changes are made
during operation.

ID bits and is listed below. Ports

2

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 15

Front End Module Theory of Operation

2.2.8 Signal Acquisition

ECG

The ECG signal acquisition consists of three differential amplifier channels, which can be
configured to support either 3 lead or 5 lead operation. These are connected to channels 0
through 2 of the MAX147 ADC. In the 5 lead mode, a dedicated electrode (RL) is used for
patient drive. This allows all of the remaining electrodes (RA, LA, LL, and C) to be used for
signal acquisition. There are 7 standard vectors (“leads”) which can be obtained
simultaneously from these electrodes. However, these vectors contain much redundant
information. In fact, only 3 channels of data are required to allow derivation of any or all of
the 7 standard vectors. The ECM module bus therefore caries only lead I, Lead II, and V as
the requisite data channels. In three lead mode, only three electrodes are attached to the
patient. Further, one of these electrodes must be used for the patient drive, precluding its use
for signal acquisition. Therefore, only vectors Lead I, Lead II, and Lead III are available, with
only a single vector being available at a time. Two of the 3 differential amplifiers are
configured to acquire Lead I and Lead II. The third amplifier is reconfigurable, by means of
an analog switch, to acquire either the V lead or Lead III. The configuration of the amplifiers
and the driven lead is controlled by the two ECG lead select bits, LS0 and LS1.

2.2.9 Lead Fault Detection

Lead fault detection is performed by observing the voltage on the ECG amplifier inputs. Due
to the bias networks included in the lead buffers, an open circuited electrode will develop a
strong negative voltage. The lead fault signal is then generated by the microcontroller, which
is actively monitoring the voltage via its A/D converter.

In leads I, II, and III, the operation of the lead fault detection is very simple. When all leads
are attached, both ECG amplifier inputs are approximately at the value of the drive amplifier
bias voltage, which is about +2.5 volts nominal. This voltage is not sufficiently negative, so
no lead fault condition is indicated. If one of the active electrodes becomes detached, the
voltage on the corresponding amplifier input swings to about -5 volts. This is well beyond the
threshold, so a lead fault condition is indicated. The effect is the same if either active lead is
detached. If the drive electrode becomes detached, this is equivalent to both active leads
being open, so the operation is the same. Note that the margins between the common mode
voltage established by the drive amplifier and the lead fault threshold are large enough that
the possibility of a 300 mV electrode polarization offset does not affect lead fault detection.
Note also that this lead fault detection scheme only tests those electrodes which are
necessary to view a particular lead selection. Therefore, to view leads I, II, or III, only RA, LA,
and LL are needed. The lead fault detection is indifferent to the state of the unnecessary RL
and C electrodes.

2 - 16 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Front End Module

2.2.10 Pacer Pulse/Electrosurgical Interference Detection

It is necessary to detect pacer pulses so that the rate meter can be made unresponsive to
them, and so that enhancement of the pacer pulse can be indicated on the monitor display.
Electrosurgical interference is similar in nature to pacer pulses, but while a pacer pulse
occurs at a repetition rate related to the normal range of heart rates, electrosurgical noise
has much higher repetition rates, due to rapid sparking at the active electrode. Therefore, a
single circuit can detect both types of signal, and categorize the detected event as a pacer or
noise according to the repetition rate. The detection circuit processes the ECG signal present
at the I, II, and III/V outputs.

The basis for detection of the pacer pulses is frequency - the frequency content of a pacer
being assumed to be higher than any normal physiologic signal. The most difficult pacer to
discriminate would therefore be one with the lowest slew rate, that is, the slowest rise time
and smallest amplitude. From the range of pacers defined in AAMI EC13-1992, this is a
pulse amplitude of 2 mV and a duration of 2 ms. The means of performing the frequency
discrimination is shown in the figure below.

In order to identify the pacer or noise spike, a window comparator, U214, is used to detect
when the output of U212 has a moderately high frequency content signal. U212 provides
rejection of the Respiration excitation carrier, but permits passage of pacer signals. Positive
and negative input pins of this comparator are biased near half of the +5 rail voltages. The
threshold of the window is approximately 0.4 volts wide. The comparator output network
consisting of C246 and R261, provides stretching for narrow input pulses of variable width
to output pulses having a wider width. Since the window comparator is symmetrical, the
system works equally well for pacer/noise pulses of either polarity. The outputs (open
collectors tied together) are used as the pacer flag connected to the microcontroller.

2.2.11 Respiration

Respiration is obtained through the ECG electrodes by impedance pneumography, in which
the AC impedance between a pair of the ECG electrodes is monitored. This impedance
varies with the chest motions associated with breathing. The respiration signal consists of a
small modulation on the order of 1 ohm, superimposed on a much larger baseline
impedance. The baseline impedance measured at the patient has a typical value of 500
ohms, and may reach 2000 ohms. However, when AAMI connector ECG cables are used,
the cable contains 1000 ohm resistors in series with each leadwire. Since the respiration is
measured through a pair of leadwires, 2000 ohms are added to the patient impedance.
When the connector board is equipped with additional defibrillation protection provisions
(series ECG resistors and high voltage respiration coupling capacitors), the front end board
can be used with resistor less ECG cables. Therefore, the total range of baseline impedance
ranges from somewhat less than 500 to 4000 ohms.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 17

Front End Module Theory of Operation

The respiration signal is isolated from the baseline by a fixed analog highpass filter at 0.1
Hz, and a lowpass at about 3 Hz. The signal is amplified and acquired by channel 3 of the
MAX147 ADC. Although the QSPI scans all channels every 2 ms, the respiration is to be
sampled at only 100 Hz. Therefore, the data processing software takes data from the QSPI
buffer in only 1 out of every 5 scans. The highpass filter is equipped with a reset function
activated by a control line in Port A. The respiration reset is controlled in a manner similar to
the ECG reset, in that it is activated whenever the respiration signal appears stuck offscale,
and must remain asserted for a settling period after the signal is brought back in range. The
baseline impedance is also monitored, by a channel in the 68HC16 internal ADC. When the
baseline impedance exceeds about 4000 ohms (patient plus cable resistors), a high
impedance flag must be set by the software. This flag indicates that the respiration signal is
no longer reliable.

When monitoring neonatal patients, it is desirable to raise the highpass corner frequency to

0.2 Hz. Since the analog filter is fixed, this is done by refiltering the signal with a digital filter

in software. In the adult mode, this digital filter remains active, but is set to a very low corner
frequency, 0.0125 Hz. Therefore, the analog 0.1 Hz filter dominates the response. This
relaxes the design constraints on the respiration filter and DC amplifier circuits, as any
residual offset voltage present in these stages is now removed by the digital filter, even in the
adult mode. In the neonatal mode, the digital filter is set to 0.155 Hz, which produces a 0.2
Hz 3 dB point when cascaded with the analog filter. A Mathcad document fully documents
the digital filter. Note that these filters are based on the 100Hz sampling rate. Whenever
software resets the analog filter, the cascaded digital filter must also be reset, or the baseline
will not settle properly. The assembler code shows the method of resetting the digital filter.
Note also that the detection of an offscale condition for reset generation must be done on the
raw ADC data, before the digital filter.

The respiration can be configured to sense impedance in either a lead I (RA/LA) or lead II
(RA/LL) axis, by means of the Respiration Lead Select bit in Port A. The respiration can be
disabled by the Respiration Enable bit in Port A. It is necessary to disable the respiration
when the carrier might cause interference with other electromedical devices. The table below
summarizes the respiration control bits in Port A.

2.2.12 Invasive Blood Pressure

An interface is provided for two standard 5mV/mmHg/V transducers. This consists of a
common excitation power source and a pair of differential amplifiers with lowpass filters,
one for each channel. The excitation source is monitored by the 68HC16 ADC, while the
pressure waveforms are acquired by the MAX147. The frequency response can be modified
by digital filters processing the acquired signals.

The excitation voltage is nominally +5 volts, but tracks the ADC reference. In this way, the
actual value of the ADC reference does not affect accuracy, since the transducer is a
ratiometric device. The excitation source has current limiting, which prevents the module
power supply from being disrupted if the transducer excitation becomes shorted. The
excitation regulator’s error amplifier output is monitored by the 68HC16 internal ADC. This
signal will abruptly jump to almost zero when the excitation source begins to current limit.

2 - 18 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Front End Module

2.2.13 Temperature

Patient temperature is monitored by a thermistor probe. Either YSI 400 series or 700 series
probes can be used, with autodetection of probe type. When the 400 series is used, the
temperature channel is accurate to 0.2 °C. Correct calibration is continuously verified, as is
required by European standards.

The YSI 400 series probes contain a single thermistor, wired between the tip and sleeve of a
two-circuit ¼ inch phone plug. The 700 series probes contain two thermistors, and use a
three-circuit plug. The sleeve of the plug is connected to the common of the two thermistors.
The primary thermistor is connected to the tip contact, and a secondary thermistor is
connected to the ring contact. However, only the primary thermistor is used for temperature
measurement. The secondary thermistor is used as the basis for probe type autodetection.
The ring contact of the probe socket is biased through a resistor from the +5 volt supply, and
has its voltage monitored by the 68HC16 internal ADC. When a series 400 probe is
connected, the solid metal sleeve of the plug shorts the socket’s ring contact to ground, so the
ADC reads essentially zero. If no probe is connected, the ADC reads near full scale.
However, if a series 700 probe is connected, a voltage divider is formed by the bias resistor
and the secondary thermistor. Therefore, the ADC reads an intermediate value which
depends on the probe temperature, but is easily distinguished from the readings obtained
when a 400 series probe or no probe is present.

2.2.14 Timers

The only digital input to the processor is Timer Input Compare 1 (Port GP 0), which is used for
pacer detection. This line exhibits a falling edge each time a pacer is detected. Therefore,
this input should be configured to generate an interrupt on falling edges, which invokes the
pacer handling ISR. A timer channel, rather than interrupt input, has been used so that the
exact time of arrival of the pacer is logged; this may prove helpful in generating some of the
timing based on the pacer, although it is not necessary to use this feature. The latency of the
pacer ISR must be minimized, a consideration which must be remembered when assigning
timer interrupt priorities. Timer Output Compare 1 (port GP 3) is the pacer blanking output.
When the monitor is used with patients having conventional implanted pacemakers, this
signal is not used, and is maintained at logic low. In the case of external pacemakers, a
much stronger pacer overload signal results, and the pacer blanking output is used to
activate a sample and hold of the ECG signal for the duration of the pacer overload. In
external pacer mode, TOC 1 is used to generate the pacer blanking pulse. The Pacer ISR sets
the TOC 1 output high, initiating the pulse. It further programs the TOC 1 register to
terminate the pulse after the requisite duration. Therefore, the TOC 1 function is set to drive
the pin low on timer match. Low ISR latency is necessary to ensure that the pulse starts
promptly upon pacer detection.

Timer Output Compare 2 (Port GP4) is used to define the E-trigger pulse sent to the module
bus. The E-trigger pulse is initiated by the R-wave detection software, which also programs
TOC 2 to terminate the pulse after the requisite width.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 19

Front End Module Theory of Operation

The other timer channel pins (Port GP 5..7) are unused, and should be configured as outputs,
to eliminate the need for termination. However, the associated internal timer channels may
be used for software purposes, such as the 2 ms data acquisition interrupt, flash
programming timer, etc.

2.2.15 Data Packets

The data communications via the UART and communication isolation circuits are in the form
of bursts, or packets, of data.

The SCI is used to support the RS-485 module bus interface, operating at 500 kbaud. The
SCI is operated in the 9 bit mode. In the module bus protocol, ninth bits are set only when a
module address is transmitted. Most of the time, the SCI is operated in the Address Mark
Wake-Up mode. In this mode, it ignores all characters without the ninth bit set. Each time an
address is sent on the module bus, the receiver will generate an interrupt on this character.
Software must rapidly evaluate this character to determine if it matches the module address.
If it does not match, the SCI mode remains unchanged, and the bus continues to be
monitored for address characters only. However, if there is a match, the SCI must
immediately be placed in the normal receive mode, so that the rest of the poll packet can be
received and buffered. The CRC is evaluated during reception. If the poll packet CRC is
valid, the transmitter is enabled, and SCI is used to transmit a pre-buffered response packet.
Following this packet, the transmitter is disabled, and the SCI is returned to the Address Mark
Wake-Up mode. Control of the transmitter is by means of peripheral select 3 (Port PQS 6),
which is brought low to enable the RS-485 transmitter.

Because of the high data transmission speed, each of the phases of module bus
communications is best handled through a separate ISR, with the interrupt vector being
changed for each phase. This will result in faster response than could be achieved in a single
ISR with conditional code. The SCI must be the highest priority peripheral interrupt in the
system, due to the high communication speed.

2 - 20 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation TFT Display / Monochrome Interface Board and Keypad Board (P/N 0670-00-0686 or 0670-00-0726)

2.3 TFT Display / Monochrome Interface Board and
Keypad Board (P/N 0670-00-0686 or 0670-00-0726)

Overview

This board provides interface and support for four different displays, an SPI interface to 4 X
8 matrix keypad, optical encoder and LED’s. It provides connections for an external speaker
and inverter for the display.

2.3.1 The EPLD Interface to the CPU Board VIA SPI

The purpose of the CPLD (U1) is to interface to and scan for key presses on the front panel
keypad. The method of communicating with the CPLD is the SPI port of the 68HC916X1
communications processor on the CPU control board, 0670-00-0674. The SPI interface is a
serial interface with separate serial data and clock. Data can flow in either direction using
the common clock. The communications processor is set as the master device and the CPLD
can only be a slave.

The method used to scan the keypad, which is a 4 row (J11) with up to 8 columns (J10), is a
“walking zero” pattern. This means that 3 of the 4 row/lines will always be a logic “1” with
one line driven low. In a complete cycle, each line will sequentially be driven low, driving a
different row on the keypad.

2.3.2 Video display connections

The J5 connector is the decoded video for the TFT color LCD / monochrome display based on
the board’s configuration. The 3.3 VDC input power requires additional filtering.

2.3.3 TFT Inverter Connection

The inverter for the monochrome or TFT display is connected to J3. This inverter uses the
filtered +12V2 voltage and is controlled via a 5V CMOS compatible signal.

2.3.4 Speaker connection

The system speaker is connected to J2. The Interconnect Board functions as a pass through
for this signal.

2.3.5 Encoder connection

The optical encoder for the keypad is connected to J4. Phase signals (CHA/CHB) and the
switch contact signal (SW) are passed through the interconnect board to ADC on the CPU
board.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 21

NIBP Module (P/N 0997-00-0501) Theory of Operation

2.4 NIBP Module (P/N 0997-00-0501)

Overview

The NIBP PCB utilizes a Motorola MC68HC16Z1 microcontroller. This processor is
responsible for controlling a pump and two valves in the generation of the patient pressure
signal. This pressure signal is generated non-invasively using an inflatable cuff. A Fujikura
XFPM-050KPG-P2 pressure transducer converts the pressure signal in the cuff to an analog
voltage. The pressure signal is sampled by an AD7714 24-bit ADC which interfaces to the
microcontroller’s QSPI port. This data is processed by the HC16Z1 to determine the blood
pressure using the oscillometric principle. The results are then fed to the host via a RS-485
interface through the processor’s SCI port.

During a measurement, the HC16Z1 software inflates the cuff and then controls the pressure
bleed rate using a linear valve. The linear valve control allows the software to adjust the
valve orifice to arrive at a nominal linear bleed rate of 6mmHg per second. At the conclusion
of the measurement, a dump valve is opened by the software which allows the cuff pressure
to rapidly bleed down to atmosphere.

A separate Microchip PIC16C710 processor and Fujikura XFPM-050KPG-BP pressure
transducer are used to monitor the cuff pressure redundantly for safety purposes.

This document describes the details of the actual design implementation developed to meet
the specifications set forth in the PCB specification document. It provides theory of operation
and internal specification of this implementation.

2.4.1 Pneumatic System Control

The pneumatic control consists of a pressure transducer, ADC, microcontroller, DAC, and
drive circuitry. This circuitry controls a pump, a dump valve and a linear valve. The
pneumatics can also be disengaged by the over-pressure detection circuitry. The pump is
used to inflate the cuff at the beginning of each measurement cycle. Inflation pressure is
regulated by the HC16Z1 software monitoring the pressure transducer signal from PT1 via
the AD7714 ADC.

During the pump-up phase, the dump valve (V1) is closed and linear valve (V2) is modulated.
At the onset of the actual measurement phase, the linear valve is controlled to provide a
gradual reduction of the cuff pressure. The HC16Z1 software maintains the pressure bleed
rate at a nominal 6 mmHg per second, regardless of the cuff pressure or system volume.
During the measurement phase, the pressure signal acquired by the transducer PT1 is
digitized by the ADC (U2) and processed to extract the oscillometric blood pressure data. At
the conclusion of the measurement phase, the dump valve and linear valve are both fully
opened to rapidly exhaust the residual cuff pressure.

2 - 22 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation NIBP Module (P/N 0997-00-0501)

2.4.2 Pressure Transducer, PT1

A Fujikura XFPM-050KPG-P2 transducer was selected for the measurement channel. It
provides a high level output signal which eliminates the need for an external amplifier circuit.
All that is required is a pull-up resistor and compensation capacitor. The -P2, is screened to
maximize performance in designs which will perform a zero cal before each measurement
and a yearly span cal at 150mmHg near room temperature. It also provides a nonlinearity
specification beyond the screening limits which enhances performance.

Adjusting trim pot R81 changes the attenuation factor of the transducer output signal (span
calibration). The nominal gain slope will correspond to the attenuation produced when the
wiper is at the midpoint of its range. With a 28.7kW value for R80 and a 2kW value for
R81, the nominal gain to be used by the software for the measurement channel is 11.29mV
per mmHg. The adjustment range is wide enough to cover the +/-50mV transducer set point
tolerance at the 150mmHg calibration pressure.

2.4.3 Pressure Transducer, PT2

The Fujikura XFPM-050KPG-BP transducer was selected for the over-pressure channel. Due to
a transducer accuracy of ±5.625mmHg over the entire pressure range, the overpressure
transducer must be zero calibrated at 0mmHg in order to operate the measurement duration
timer. This zero calibration must be performed at the time of manufacture, any time a
transducer is replaced, and as part of the yearly service routine for the NIBP module. The -BP
provides a high level output signal which eliminates the need for an external amplifier circuit.
All that is required is a pull-up resistor and compensation capacitor.

Adjusting trim pot R31 effectively zeros the transducer error. With 0mmHg pressure applied
to the transducer input port, R31 is adjusted until the output of the op-amp (U16) is

0.1V±1mV. With a 100kW value for R30, a 3.60kW value for R29, and a 10kW value for
R31, the nominal gain to be used by the software for the over-pressure channel is 12.44mV
per mmHg. The adjustment range is wide enough to cover the +/-67.5mV transducer set
point tolerance at the 0mmHg calibration pressure.

2.4.4 Over-Pressure Detection

There are two methods of keeping the pressure from getting too high. The first method is the
HC16Z1 software based monitoring of the pressure transducer, PT1. When the software
monitors pressure higher than, 295mmHg in Adult mode, 195mmHg in Pediatric or
145mmHg in Neonate mode, the measurement cycle will halt and dump valve, V1 and
bleed valve, V2 shall open to release the pressure in the cuff.

In the event of an over-pressure condition that is not corrected by the HC16Z1 software and
the measurement channel circuitry, the over-pressure channel serves as a fully redundant
backup system to disable the pump and valves, thus relieving the pressure in the cuff. The
hardware over pressure limit detect circuitry will deactivate the over pressure signal
12VEN*, cutting off power to the pump (M1) and valves (V1 and V2), reverting them to their
‘normally open’ state, independent of software. This action places the NIBP PCB in a
‘shutdown’ state that can be exited only by cycling the system power.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 23

NIBP Module (P/N 0997-00-0501) Theory of Operation

To achieve this secondary over-pressure detection, the PCB uses a pressure transducer (PT2)
separate from the measurement channel, a secondary microprocessor (U4), and power-cut
circuitry (Q1, Q2). This circuit is also powered by a separate voltage (T5V) than used by the
AD7714 and measurement transducer.

2.4.5 Pump, M1

The pump control signal, M1EN, is provided via a PWM signal from the HC16Z1
microcontroller and is active high. This signal switches MOSFET Q3 (1/2), applying power
to the pump motor. Power to the pump (12VSW) is supplied from 12V2 via Q2. This allows
the pump to be disabled in case of a fault condition. (See section 1.1.1.3- Over-Pressure
Detection).

2.4.6 Dump Valve, V1

The dump valve, V1, is controlled by the V1EN signal provided by an active high signal from
the HC16Z1 microcontroller. This signal drives MOSFET Q3 (1/2), which switches power to
the valve coil. Power to the valve (12VSW) is supplied from 12V2 via Q2. This allows the
valve to be opened in case of a fault condition. This valve is a ‘normally open’ type, so coil
current must be supplied to cause the valve to close.

2.4.7 Linear Valve, V2

The bleed valve, V2, provides bleed down of the cuff pressure. The HC16Z1 software
maintains the pressure bleed rate at a nominal 6mmHg per second, for product specified
volumes and pressure ranges. The linear valvecan also be used to control the pump up rate
when small volume cuffs are used in the neonatal mode.

Note that this valve is a ‘normally open’ type, so coil current must be supplied to cause the
valve to close.

The linear valve’s bleed rate is current controlled by the HC16Z1 software by writing to a
Maxim MAX5352 12-bit DAC (U12) connected to a Burr-Brown OPA336 CMOS
operational amplifier (U13), in turn connected to an International Rectifier IRF7303 Power
MOSFET (Q6).

The DAC output voltage is divided by 5 (which results in a full-scale control voltage of 0.5V
nominal) which is applied to the opamp’s, U13, non-inverting input. A current sensing
resistor, R95, is used to generate a low voltage proportional to the linear valve current. This
voltage is fed back to the opamp’s inverting input. The opamp controls the Q6 FET gate
voltage to maintain the desired current setting and corresponding valve orifice. A5V is used
to generate a small offset voltage using R94 and R92 to insure the FET is fully off for a DAC
code of 0.

R95 is chosen to guarantee the full-scale current fully closes the valve under worst case
conditions, including coil winding tolerance.

2 - 24 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation NIBP Module (P/N 0997-00-0501)

The IRF7303 MOSFET part (Q6), was chosen due to its lead-frame design which offers
superior power dissipation capabilities. As such, the maximum junction rise when driving the

0.526W, 274 ohm linear valve coil under the worst case conditions, does not warrant any
heat-sinking to achieve reasonable reliability.

2.4.8 Primary Microcontroller, U10

The NIBP PCB utilizes a Motorola MC68HC16Z1CPV16 microcontroller. This specifies a 5V,

16.78MHz, commercial temperature range part in a 144 pin TQFP package. This processor
is responsible for controlling a pump and two valves in the generation of the patient pressure
signal. This data is processed by the HC16Z1 and fed to the host via an RS-485 interface
through the processor’s SCI port.

A 32.768kHz crystal (Y1) is used for the HC16Z1 reference oscillator circuit. The HC16Z1
SYNCR (clock synthesizer control) register will be set with X=1, W=0 and Y=60. This
produces a nominal system clock frequency of 15.99MHz. The 32.768kHz crystal is
specified with a load capacitance of 20pF. To present this load, C20 and C21 are set to
33pF. The load capacitance is calculated as the series combination of C21 and C22 plus the
stray capacitance which is estimated to be less than 5pF.

At Power-On Reset, the state of the HC16Z1 pins controlling the pump and valves is such that
they are disabled (pump off / valves open).

The HC16Z1 has an internal ADC which will be used to monitor both pressure transducer
outputs, a 2.5V reference source, A5V, 12V and the switched 12V voltage, 12VSW.
Dividers are used where needed to insure the sampled voltage is within the usable ADC input
range. A filtered version of T5V is used as the ADC reference.

2.4.9 Secondary Microcontroller, U4

The PCB incorporates a Microchip Technologies PIC16LC710 to perform over-pressure
sensing.

A 2.45MHz ceramic resonator (Y2) with built-in capacitors is used for the PIC16 oscillator.

The PIC16 is informed of the desired measurement mode by reading the MODE2:0 signals
fed from the HC16Z1. It in turn sends back three signals, STATE2:0, to indicate that the
PIC16 has not encountered any faults, has set its over-pressure and measurement duration
limits to match the type of measurement indicated, and is ready for the measurement of the
type encoded on STATE2:0.

The over-pressure signal (PVO) is sampled by an ADC internal to the PIC16 at a rate of

1.196kHz. If it detects an abnormal condition, the PIC16 goes into an emergency shutdown
state. In this state, the PIC16 turns off the 12VSW power feeding the pump and valves by
toggling the 12VEN* signal line high. Since the valves are normally open, turning off their
power will vent any cuff pressure to atmosphere. The PIC16 then remains in the emergency
shutdown state until the system’s power is cycled. Note, a software reset issued from the
HC16Z1 and asserting RST* will have no effect on releasing the PIC16 from the shutdown
state.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 25

NIBP Module (P/N 0997-00-0501) Theory of Operation

The ADC uses an external reference voltage (T5V). Since T5V is the same voltage source that
is powering the ratiometric transducer, direct ADC readings represent the pressure.

In addition to the input signals MODE2:0 and PVO, the PIC16 also has the 2.5V reference
voltage (25VR) applied to its A/D inputs. This signal is used as an ‘back-door’ verification of
the T5V reference voltage. Since 25VR is generated from a separate supply than T5V, and
since T5V is also used as the ADC reference voltage, if the T5V reference voltage were to
fail, the ADC would read full scale when comparing 25VR to the ADC reference (T5V).

The PIC16 device includes a brown-out reset circuit which guarantees the device is reset
when VCC is below 3.7V. As long as the PIC16LC version is used, the device is guaranteed
to be reset if its minimum allowed supply voltage is not present. This brown-out reset is
required since the PIC16 is not connected to the HC16Z1 RST*.

To increase the reliability of the PIC16 device’s function as an over-pressure detector, sleep
mode will not be utilized. This prevents the possibility of the part becoming stuck in the sleep
state.

2.4.10 Memory

Flash Memory

The program code will be stored in an Intel 28F400B5 4Mbit flash memory. The flash device
specified has the boot sector located at the bottom of the memory map at address 00000H
where the HC16Z1 expects to find the reset vectors.

Although the flash device requires additional power with CE* tied low, this prevents the need
for decoding logic where board real estate is limited.

Besides storing program code, other unprotected sectors of the flash memory may be used to
store less critical nonvolatile data if required. This would require dedicating an entire flash
sector for that purpose. However, due to small 8K byte parameter blocks in the flash, this is
not a gross waste of memory resources and prevents the need for an additional device.

2.4.11 CMOS Static RAM

The CMOS SRAM is composed of two Sony CXK58100AM 128k-word x 8-bit parts, each
with its own chip select signal, CSRAMLB* and CSRAMHB*, connected to the CS1* pins.
The HC16Z1 R/W* signal is used to activate the SRAM WE* pins while the OE* pins are
held low and the CS2 pins are held high to default the part to the read mode. Although this
much memory is unlikely to be needed during normal operation, it will help when updating
the flash in the field from the host. During this process, the HC16Z1 program code must
reside in the SRAM with additional room available for buffering data received from the host.

2 - 26 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation NIBP Module (P/N 0997-00-0501)

2.4.12 CMOS EEPROM

The HC16Z1 also has access to a National Semiconductor NM25C020 2k-bit serial
EEPROM through its QSPI port. This EEPROM device may be used for storing PCB
identification codes or any other non-volatile information. Although a potentiometer is
currently included in the circuitry to allow span calibration of the measurement channel, the
EEPROM could optionally be used to store span calibration values for a software calibration
scheme.

The HC16Z1 software can detect bad sector data in the serial EEPROM by storing
checksums which can be verified during initialization.

2.4.13 Voltage Sources

The PCB is fed 12V and 5V (VCC) from the host through connector J1. VCC is used to power
the PCB’s digital circuitry. It is also used to generate a 2.5V reference signal (25VR) using a
Maxim MAX6125 2.5V reference (U11).

VCC can alternately be applied through J7 during in-circuit programming or debugging
procedures. VCC shall not be applied to both connectors simultaneously. VPP is applied
through J7 as the programming voltage for the PIC16.

A switched version of 12V2 (12VSW) is generated by Q2 and is used to drive the electro­mechanical components. This switch allows these components to be de-energized by the
PIC16 processor during an emergency shutdown. The 12V supply is also used to generate
separate, high tolerance 5 volt analog voltages, A5V and T5V, for powering the two
pressure transducer circuits. Each of these 5V voltages are generated using Maxim
MAX6250 5V references (U3 & U15).

A5V is used for the measurement channel pressure transducer and AD7714 ADC analog
supply and a divided version is used for the device reference. A5V is also used to power the
linear valve opamp control circuit.

T5V is used as the PIC16 ADC and HC16Z1 ADC reference voltages and the over-pressure
transducer supply. In addition, T5V is used as the HC16Z1 analog supply voltage (VDDA).

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 27

NIBP Module (P/N 0997-00-0501) Theory of Operation

2.4.14 Host Reset

The MODRESET* signal from J1 allows the host to reset the main processor (HC16Z1) on the
PCB. A NOR gate (U14) inverts the signal and the Q7 FET pulls RST* low when
MODRESET* is activated.

RST* is pulled up by R17. This resistor’s value was chosen in order to meet the RST* timing
requirements of the HC16Z1. If the RST* rise time is too slow, the HC16Z1 will assume there
is an external reset and repeatedly drive RST* low itself. This rise time is governed by the
capacitive loads on RST* as well.

VPP is pulled up to VCC by R44 during normal device operation which activates the PIC16
power-on-reset.

NOTE: RST* is not connected to the PIC16 MCLR* input (VPP) in

order to prevent an HC16Z1 reset from bringing the PCB out
of the emergency shutdown state.

2 - 28 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Patient Connector Board AAMI

2.5 Patient Connector Board AAMI

The ECM Patient Connector board is intended for use with cables having integral 1k
resistors, which eliminate the possibility of harmful arc-over at the connector pins during
defibrillation.

2.5.1 Spark Gap Suppressor

The patient cable is attached to the patient connector board. The clamping of defibrillator
transients, consisting of a neon bulb with each electrode circuit which clamps the peak
voltage with respect to isolated ground in series with the coupling capacitors. The cable
resistors absorb the remaining defibrillator voltage.

2.5.2 Neon Bulbs

This board provides defibrillator overload protection in conjunction with the front-end board.
The neon bulbs has a breakdown voltage range 60 v to 75 Volts. The patient’s ECG and
Respiration signals pass through the neon bulbs, which suppresses the defibrillation pulses.

2.5.3 Low-Pass Filter

The patient cable is attached to the patient connector board. The ECG signal and the
respiration signal pass through the AAMI connector J1. This board contains 3 LC Low -Pass
Filters with a minimum roll-off frequency of 17 MHz. A cut-off frequency of 23 MHz
(-3dB)

2.5.4 EMI Suppressor

The temperature probe connects to a three-circuit phone jack connector on the Patient
Connector board. The temperature circuit provides high-precision measurements of the
thermistor resistance, while using a minimum of precise components. This module also
features electrosurgical interference suppression (ESIS) and EMI suppression. The Connector
cable is used to reduce Conducted Susceptibility and Radiated Susceptibility induced by the
high frequency fields. The module serves simply as a connector; the signals pass through
efficiently and with minimum loss.

2.5.5 Patient and Power Isolation

This power supply requires sufficient isolation between the input and output to withstand the
voltage of a defibrillator, up to 2.5 kVrms. Further, it requires low capacitance between the
input and output, to minimize leakage currents which may flow should the patient
accidentally contact line voltage. The patient’s signals in the Patient Connector board must be
isolated to the same degree as the power supply and the ground.

2.5.6 Provide mating for ECG, Temperature and two IBP connectors

The patient cable is attached to the monitor at the Patient Connector board. From the
connector board, the signal flows to the Front-End module, where the bulk of the ECG
processing is performed the transducers are plugged into the monitor via the Patient
Connector board. The Connector board bridges the excitation and ground of the transducers
together, then passes the signals to the main board.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 29

Patient Connector Board AAMI Theory of Operation

2.5.7 0670-00-0682-01

This module is responsible for acquisition of most of the patient-safety-isolated signals,
namely the ECG, Temperature and two channels of Invasive Blood Pressure connectors IBP1
and IBP2. The Connector board collects all of the individual patient cables into a single
ribbon cable, then passes the signals to the main board.

2.5.8 0670-00-0682-02

This module is responsible for acquisition of the patient-safety signals, namely the ECG and
the Temperature. This module is without the dual 6 pin connectors for the IBP. The Connector
board collects all of the individual patient cables into a single ribbon cable, then passes the
signals to the main board.

2 - 30 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Patient Connector Board H.P.

2.6 Patient Connector Board H.P.

The ECM Patient Connector board is intended for use with cables having integral 1k
resistors, which eliminate the possibility of harmful arc-over at the connector pins during
defibrillation.

2.6.1 Spark Gap Suppressor

The patient cable is attached to the patient connector board. The clamping of defibrillator
transients, consisting of a neon bulb with each electrode circuit which clamps the peak
voltage with respect to isolated ground in series with the coupling capacitors. The cable
resistors absorb the remaining defibrillator voltage.

2.6.2 Neon Bulbs

This board provides defibrillator overload protection in conjunction with the front-end board.
The neon bulbs have a breakdown voltage range 60 v to 75 Volts. The patient’s ECG and
Respiration signals pass through the neon bulbs, which suppresses the defibrillation pulses.

2.6.3 Low-Pass Filter

The patient cable is attached to the patient connector board. The ECG signal and the
respiration signal pass through the HP connector J1. This board contains 3 LC Low -Pass
Filters with a minimum roll-off frequency of 17 MHz. A cut-off frequency of 23 MHz
(-3dB).

2.6.4 EMI Suppressor

The temperature probe connects to a three-circuit phone jack connector on the Patient
Connector board. The temperature circuit provides high-precision measurements of the
thermistor resistance, while using a minimum of precise components. This module also
features electrosurgical interference suppression (ESIS) and EMI suppression. The Connector
cable is used to reduce Conducted Susceptibility and Radiated Susceptibility induced by the
high frequency fields. The module serves simply as a connector; the signals pass through
efficiently and with minimum loss.

2.6.5 Patient and Power Isolation

This power supply requires sufficient isolation between the input and output to withstand the
voltage of a defibrillator, up to 2.5 kVrms. Further, it requires low capacitance between the
input and output, to minimize leakage currents which may flow should the patient
accidentally contact line voltage. The patient’s signals in the Patient Connector board must be
isolated to the same degree as the power supply and the ground.

2.6.6 Provide Mating for ECG, Temperature and two IBP connectors

The patient cable is attached to the monitor at the Patient Connector board. From the
connector board, the signal flows to the Front-End module, where the bulk of the ECG
processing is performed the transducers are plugged into the monitor via the Patient
Connector board. The Connector board bridges the excitation and ground of the transducers
together, then passes the signals to the main board.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 31

Patient Connector Board H.P. Theory of Operation

2.6.7 0670-00-0680-01

This module is responsible for acquisition of most of the patient-safety-isolated signals,
namely the ECG, Temperature and two channels of Invasive Blood Pressure connectors IBP1
and IBP2. The Connector board collects all of the individual patient cables into a single
ribbon cable, then passes the signals to the main board.

2.6.8 0670-00-0680-02

This module is responsible for acquisition of the patient-safety signals, namely the ECG and
the Temperature. This module is without the dual 12- pin connectors for the IBP. The
Connector board collects all of the individual patient cables into a single ribbon cable, then
passes the signals to the main board.

2 - 32 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Nellcor/Interface Board

2.7 Nellcor/Interface Board

Overview

The Nellcor SpO2 Interface PCB provides the communication path for the two-way data flow
between the Nellcor MP-304 PCB and Passport 2 CPU Control Module. The MP-304
analyzes the analog input from the SpO
serial digital interface. The purpose of this PCB is to control the power supplied by the control
module as well as to reassign pins for two connectors, serving as an adapter between the
two boards.

sensor and outputs the data in digital format via a

2

2.8 Recorder Interface Board (AR-42)

Overview

The function of this board is to provide power filtering for the recorder and suppress the
current spikes. The board also provide fan control and fan tach filtering and conversion to
logic levels that the 860T can accept.

2.8.1 Detailed Description

2.8.1.1 Power Filtering

Power filtering of the recorder logic 5VDC is provided by C5 and C6. This circuit provides a
low pass filter to reduce noise introduced into the system power. Since the load is digital
logic the current peaks are minimal.

The power filtering for the recorder motor and print head is provided by this board. It is this
board that must suppress the high current peaks from affecting the power supply and power
distribution within the system.

The suppression must reduce these peak loads to less than 1 Amp with a maximum voltage
ripple of 0.5VDC.

2.8.1.2 Fan Controller

The digital control provided by the 860T I/O pin operating as a output is conditioned by R5
& C7. This signal is then applied to the gate of Q1 which provides the drive control. The fan
is low line controlled with the fan return being connected to the FET source pin. In series with
the 12V2 is R1, 30 ohm resistor, that limits the fan voltage to approx. 9V and reduces the fan
noise. When fan operates on 12VDC it draws 100mA, typical.

2.8.1.3 Fan Sense

The Tach-generator, TG, generates two cycles of square wave per rotation of the fan motor.
The square wave is then converted to a Digital logic level, which turns on Q2 (FET). Q2’s
output is driven to Digital Logic low. The 860T uses this level to sense if the fan is functional.
If FTACH goes to Digital logic High The 860T will drive the FAN_CNTRL to Digital logic low
turning off Q1 FET removing Digital Ground from the Fan and turning it off.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 33

XE-50 Recorder Interface Board Theory of Operation

2.9 XE-50 Recorder Interface Board

2.9.1 Cooling Fault

The Cooling Fault signal is driven by an FET (Q2), to the CPU to alert the CPU that a cooling
fault has occurred. A “Cooling Fan Failure” message will be displayed on the unit. The fault
can be cleared, if there is no obstruction in the fan, by cycling system power. In normal fan
operation, a pulse train is present at the SENSE pin. A missing pulse detector monitors this
pin during fan operation. A stalled, open or unconnected fan causes the TC646 to trigger its
startup timer once. If the fault persists, the FAULT output goes low, and the device is latched in
its shutdown mode. The Cooling Fault signal is also generated if there is an over-temperature
condition. That is, a temperature rise above the point where the fan's PWM control signal is
at 100%. A “Cooling Fan Failure” message will be displayed on the unit, but no action is
necessary if the temperature normalizes.

2.9.2 Fan-Fault Sense

The SENSE input (U2 pin 5) is connected to a resistor divider network (R5 & R30) to scale
down the tach pulses from the fan. During normal fan operation, a brief interruption in the
fan current generates pulses into the sense resistors network. If the device is not in Shutdown
mode, and pulses are not appearing at the SENSE input, a fault exists. The Sense Network
shall scale-down the pulses that will meet the requirements of the TC646 of 90mV minimum
at pin 5.

2.9.3 Power Filtering

Power filtering of the recorder logic 5VDC is provided by L1 together with C5 and C6. This
circuit provides a low pass filter to reduce noise introduced into the system power. Since the
load is digital logic, the current peaks are minimal. This board provides the power filtering
for the recorder motor and print head. It must suppress the high current peaks from affecting
the power supply and power distribution within the system. The suppression reduces these
peak loads to less than the recorder in-rush current with a maximum voltage ripple of

0.5VDC.

Capacitor C7 is for the purpose of reducing induced PWM switching noise. The value of this
capacitor depends on the fan current consumption. Therefore, this capacitor value may be
adjusted after lab measurements are analyzed. A provisional capacitor (C16) is included as
a placeholder with a different footprint to further aide in the elimination of the fan's
acoustical noise, if required.

2.9.4 XE-50 Interface

J4 Interfaces the XE-50 Recorder to this Module. Data is transferred serially to and from the
recorder when it gives the indication that it is ready to accept data. The signals SINEN* and
RDY* are ANDed together to produce the REC_CTS*, which is processed by the CPU for
data flow-control.

2 - 34 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation XE-50 Recorder Interface Board

2.9.5 5V Regulator (U4)

The 5V Regulator circuit, comprised of the Micrel MIC2954 three terminal regulator, which
derives +5V from the incoming +12V (+12V2). The regulated +5V is referenced to the 12V­return in order to minimize the introduction motor noise generated by the fan.

Q2, Q3 and Q5 isolate the boundary between the CPU Module's circuit ground potential,
and the local ground potential. Since the two are referenced to different supply voltages,
they can be significantly different.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 35

Power Supply Theory of Operation

2.10 Power Supply

2.10.1 Part Numbers 0014-00-0250 and 0014-00-0190-01

The isolated power supply takes a raw +12V2 DC supply voltage and generates the
operating voltages required by the Front End Module. Since the input voltage varies over a
+/-5% range, some form of regulation is required. To preserve efficiency, a modular
switching supply is used.

This power supply requires sufficient isolation between the input and output to withstand the
open circuit voltage of a defibrillator, up to 5 KV. Further, it requires low capacitance
between the input and output, to minimize leakage currents which may flow should the
patient accidently contact line voltage.

Operating power is to be derived from the partially regulated +12V2 supply (4.0 W max.,
including the SpO2 module interface), and output as +5.5V and -11V. Several voltages will
be generated locally on the isolated front end, including +2.5V, +3.3VD, +5V, -5V, and +5P.
Other voltages will be generated on the SpO2 interface board.

The +5.5V and -11V DC output voltages vary according to load. The major source of load
variation is the presence or absence of the invasive pressure transducers. Certain portions of
the system, such as the A/D converter, and devices interfaced to the microcontroller require a
well-regulated +5 volt supply. This is obtained from the +5.5V rail by a linear regulator,
U802, whose enable line is activated immediately upon power up. A dedicated voltage
reference device, U801, is used as the +2.5V reference voltage for the A/D converter and
other parts in the frontend. The tolerance of this regulator (0.1%) is fairly good. In the case of
the invasive pressure, the transducer excitation voltage must track the +2.5V supply.
However, because the transducer circuits are prone to being shorted (as by spilling saline
into a connector), it is not advisable to directly use the +5 volt supply to excite the
transducers. Therefore, a second power source, a very accurate voltage regulator (1.0%),
U228, has been added for the pressure excitation. A voltage comparison is performed by
U223A, and output as EXSTAT. A compensation network consisting of C289, R323, and
R957 is used. In the event that the pressure excitation should be shorted out or overloaded,
U228 will go into current limit or shutdown, disabling the IBP function, but the +5 volt supply
from U802 will not be affected, so other functions will continue to operate. The +3.3VD used
for the microcontroller power is supplied by U805, a high efficiency step down switching
power supply. The power is created from the unregulated +5.5V, and a soft start feature is
implemented to aid the microprocessor to power up smoothly. There is no enable capability
for the +3.3VD, since the microcontroller must be powered up once power is applied to the
front end. The -5V used in the patient analog section is supplied by a linear regulator, U803,
whose enable line is activated immediately upon power up.

Power being supplied to the SpO2 modules is created on the SpO
+5.5V and -11V, in order to eliminate any negative interaction resulting from shared
regulated power.

2 - 36 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

interface board from

2

Theory of Operation Power Supply

On the Front End processor, it is crucial during power up that VDD never exceeds VDDH by
more than 0.3V. Within the processor, there are diode devices between the two voltage
domains, and violating this rule can lead to a latch-up condition. This is satisfied because it's

3.3V switching power supply runs off of +5.5V and has a slower startup, while VDDH, which
also runs off of +5.5V, is output from the voltage regulator, which comes up almost
immediately. So VDD will never exceed VDDH. Contingencies for enabling the +5V and -5V
by the microcontroller were removed to satisfy the power up sequencing on the VDDH line.

2.10.2 Part Number 0014-00-0251

The power supply can operate off of an AC line, a DC source from the Docking Station (DS­DC), or two Batteries (either Sealed Lead Acid or Lithium-Ion). The power supply will
automatically select the available power source based on a specified priority.

The power supply provides 5V and 12V regulated DC output voltages. The outputs are
turned On/Off via a logic signal REMOTE-ON*.

Two independent multi-chemistry battery chargers are included in the power supply. The
chargers are capable of rapid charging up to two Sealed Lead Acid or Lithium-Ion batteries.
The chargers will be activated when AC or DS-DC power is applied.

The power supply constantly monitors various available power sources, which are selected in
the following priority order:

1. AC, or DS-DC

2. BATTERY

The total off-state current from both batteries must be less than 5 mA. During Battery
operation, the BATT-OP* output signal is set to a logic “0”. Otherwise, BATT-OP* is a logic
“1”. When operating on battery power, each battery will share the total load based on its
individual charge level.

The transfer from one source to another is seamless and occurs when the source providing
power is either disconnected or out of range.

An AC-PRESENT output signal that can drive an external LED at 10mA indicates the
presence of AC power. When AC power is applied, this output signal has an open-circuit
voltage of 20Vdc ±15%, with output equivalent impedance of 1.8kΩ ±10%. When AC
power is not present, the AC-PRESENT output signal is 0V.

The power supply includes two independent chargers that are capable of charging 2 Lithium­Ion (Li-ion) batteries (P/N: 0146-00-0069) or 2 Sealed Lead Acid (SLA) batteries (P/N:
0146-00-0043).

The chargers are enabled upon application of AC, or DS-DC power and are independent of
the REMOTE-ON signal. The charger provides protection against shorted battery cells and
overly discharged batteries.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 37

Power Supply Theory of Operation

The Power Supply also provides a BATT-CHARGE output signal that is a logic “1” when
either charger is active (i.e. batteries are actually being charged). Otherwise, BATT-
CHARGE will be a logic “0”. In addition, the signal will be logic “0” if there is a charger
fault, such as open/shorted cell(s). The BATT-CHARGE output is capable of driving an
external LED, sourcing a minimum of 10mA.

During BATTERY operation (i.e. AC and DS-DC powers are not present), the power supply
latches off when the BATTERY voltage drops below 10.3V for SLA and 9.2V for Li-Ion. The
power supply unlatches when any one of the following occurs:

•The REMOTE-ON* signal is toggled off and on, provided that valid input power (AC,

DS-DC, or BATTERY) is present.

• AC or DS-DC power is applied.

2 - 38 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Communication Isolation

2.11 Communication Isolation

The communication between the Front End Module and the host must be isolated to the same
degree as the power supply. The communications consist of an asynchronous bidirectional
serial data stream at 500K baud. Since these signals are all digital, the isolation is
performed with optocouplers. All these devices are a special type, which feature very high
isolation voltage.

Data is sent from the main part of the Passport 2 CPU to the Front End Module. It is
inverted twice by U100, and then buffered by Q2, so that it is capable of driving the LED
portion of optocoupler U231. The current applied to U231 is set by R47. Note that the
power for these devices is obtained from the non-isolated main +5V. The output side of U231
is connected to the isolated circuitry. Data at a +5.5V pullup level (IRXD) is obtained by the
use of pullup resistor R346. This data is connected to the UART receive data input of the
microcontroller, through a translation buffer.

The communication from the Front End Module to the CPU is very similar. The
microcontroller's UART transmit data output switches driver transistor Q204, which performs
an inversion while driving the LED portion of optocoupler U230, with the current being set by
R328. These components operate from the isolated +5.5V rails. Note that this supply is used
to power the LED, so that the current pulses do not create noise on the +3.3VD and +5V rails.
The output of the optocoupler is connected to the non-isolated circuits, where, with the
assistance of pullup resistor R48, a 5V CMOS level signal is obtained.

A transmit data enable signal is applied to Q206 so that it may drive the LED portion of
optocoupler U232, with the current being set by R354. The output of the optocoupler is
furnished with pullup resistor R58 to the non-isolated +5V supply, and drives the enable pin
of transceiver U28 through U100.

The data communication consists of brief data packets, which occur at low duty cycle.
Therefore, the communications lines spend much of the time in the idle state. Further, the
ETRIG signal is also active (only on) for very short periods. The ETRIG signal is applied
through a series resistor R864 to Q207 so that it may drive (on or off) the LED portion of
optocoupler U233, with the current being set by R65. The output of the optocoupler is
furnished with pullup resistor R72 to the non-isolated +5V supply, and directly drives two
inverters U100.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 39

El Display Interface Board Theory of Operation

2.12 El Display Interface Board

2.12.1 Overview

This board provides interface and support for the EL display, an SPI interface to a 4x8 matrix
keypad, optical encoder and LED’s. It also provides connection for a speaker.

2.12.2 Detailed Description

CPLD Interface to the CPU Board Via SPI

The purpose of the CPLD (U1) is to interface to, and scan for, key presses on the front panel
keypad. The method of communicating with the CPLD is the SPI port of the 68HC916X1
communications processor on the CPU control board (0670-00-0674). The SPI interface is a
serial interface with separate serial data and clock. Data can flow either direction using a
common clock. The communications processor is set as the master device and the CPLD can
only be a slave.

Video Display Connections

The J5 connector is for the EL display. The EL display requires a 12V excitation voltage, 5V to
power the logic circuitry, and can recognize the 3.3V logic levels. Data lines LD0 through
LD7 are driven by 3.3V logic from the video processor, and filtered with 68pF capacitors to

3.3V ground to prevent ringing.

Speaker Connection

The system speaker is connected to J2. The EL Display/Keypad Interface Board functions as a
pass through for this signal.

Encoder Connection

The optical encoder for the keypad is connected to J4. Phase signals (CHA/CHB) and the
switch contact signal (SW) are passed through the EL Display/Keypad Interface Board to an
ADC on the CPU board.

VDD Control Circuit

The board employs a P-Channel FET together with a NPN Transistor to provide power
switching for the EL display’s 12V excitation. The FET is controlled by the transistor which is
switched on and off.

JTAG Connection

The board is equipped with JTAG Connector, J9, for in-circuit programming of the Keypad
Scanning CPLD.

2 - 40 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Passport 2 Passive Display/Keypad Interface Board

2.13 Passport 2 Passive Display/Keypad Interface Board

2.13.1 Overview

This board provides interface and support for the Passive Display, an SPI interface to a 4 x 8
matrix keypad, optical encoder and LED’s. It also provides connection for a speaker.

2.13.2 Detailed Description

CPLD Interface to the CPU Board VIA SPI

The purpose of the CPLD (U1) is to interface to, and scan for, key presses on the front panel
keypad. The method of communicating with the CPLD is the SPI port of the 68HC916X1
communications processor on the CPU control board (670-00-0674). The SPI interface is a
serial interface with separate serial data and clock. Data can flow in either direction using
the common clock. The communications processor is set as the master device and the CPLD
can only be a slave.

Video Display Connections

Connectors J12, J13 and J14 are for the passive display. J12 and Jl3 are connectors for the
display data lines and power, J14 is for the inverter. Data Lines LD0 through LD7 and UD0
through UD7 originate from the video processor and are driven by 5V logic from the
FCT162373T buffer line driver. The data lines are terminated with 61.9 ohm resistors and
filtered with 68pF capacitors to ground to prevent ringing.

Speaker Connection

The system speaker is connected to J2. The Passive Display/Keypad Interface Board
functions as a pass through for this signal.

Encoder Connection

The optical encoder for the keypad is connected to J4. Phase signals (CHA/CHB) and the
switch contact signal (SW) are passed through the Passive Display/7Keypad Interface Board
to an ADC on the CPU board.

VDD Control Circuit

The board employs a P-Channel FET together with a NPN Transistor to provide power
switching for the Passive Display’s 12V excitation. The FET is controlled by the transistor
which is switched on and off by the VIDPWR* signal from the CPU board. The circuit also
provides power filtering using an LC filter to reduce the in-rush current drawn by the display.

JTAG Connection

The board is equipped with JTAG Connector, J9 for in-circuit programming of the Keypad
Scanning CPLD.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 41

Passport 2 Passive Display/Keypad Interface Board Theory of Operation

LCDBIAS Control Circuit

In order to properly turn on the passive display, the board employs a N-Channel FET which is
switched on and off by the LCDBIAS signal from the CPU board. The LCDBIAS signal is
connected to the CPLD for power sequencing. The contrast function is accomplished by
varying a 10K potentiometer.

LCDADJ Control Circuit

The contrast function is accomplished by varying a 10K potentiometer.

2 - 42 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation NEC 10.4” Display/Keypad Interface Board

2.14 NEC 10.4” Display/Keypad Interface Board

Overview

This board provides interface and support for the 10.4” NEC Display, an SPI interface to a 4
X 8 matrix keypad, optical encoder and LED’s. It provides connections for an external
speaker and inverter for the display.

2.14.1 Video Display Interface

The video data, control signals, and display logic power are supplied to the display via the
J5 connector. The video data and control signals are generated by the video controller IC on
the CPU board (0670-00-0674) and input to buffer/line driver ICs (U7 & U8). These ICs
have 3.3V/5V logic compatible.

inputs, and 5V logic compatible outputs. These buffer/line drivers provide the proper logic
levels to the display regardless of the setting of the video processor’s LCD interface, and
ensure proper drive capability. Each video data and control signal line then passes through
an RC low pass filter designed to match line impedance and thus reduce ringing.

There are two display ID signals going to the CPU board connector, labeled VIDSEL1 and
VIDSEL2. This generates the bit pattern for the NEC 10.4” display per the following chart:

TYPE VIDSEL1 VIDSEL2

NEC 10.4” Display 1 0

The 3.3V supply power to the display is filtered by a LC low pass filter made up of L4 and
C64. The goal of the low pass filter is to prevent the display’s operating frequency from
contaminating the 3.3V line. C59 was chosen for it’s low ESR and Ripple Current
characteristics with the capacitance value being a secondary consideration. C61 was
chosen for storing an amount of charge in order to maintain the voltage level for the LCD
logic.

2.14.2 TFT Inverter Interface

The inverter for the TFT display is connected to connector J3. The inverter is powered by
filtered +12V2 voltage and is turned on and off using the output of a monostable timer driven
from an astable timer. By varying the duty cycle of the monostable timer, the brightness of the
display is controlled. The higher the duty cycle, the brighter the display is, the lower the duty
cycle, the dimmer the display is.

The +12V2 voltage to the inverter is filtered by a LC low pass filter made up of L3 and C20.
The goal of the low pass filter is to prevent the inverter’s operating frequency from
contaminating the +12V2 line. Capacitors C57 and C58 were chosen for their low ESR and
ripple current characteristics, with the capacitance value being a secondary consideration.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 43

NEC 10.4” Display/Keypad Interface Board Theory of Operation

Operation of both timers begins with both RESET lines held high. The first timer circuit
operates in an astable mode. The output of the first timer circuit is approximately 1.5ms with
a 67% duty cycle. The period and the duty cycle are determined by R58, R56 and C11. The
output of the first timer circuit is fed into the trigger input of the second timer circuit. The
second timer circuit begins it’s operation on the falling edge of the input signal. The duty
cycle is determined by the value of R59, R61 and C12. The amplitude of the output is
approximately 1.55 volts less than the power supply.

To obtain a 100% duty cycle, J8 is unjumpered. This disconnects the output of the monostable
circuit from U9 and ties the input of U9 to the voltage across R63, which is setup by the
voltage divider of R60, R62 and R63. In this configuration J6 and J7 are unjumpered. To
obtain a 50% duty cycle, J6 and J8 are jumpered, J7 is unjumpered. The combination of R59
and C12 produces the 50% duty cycle. To obtain a 75% duty cycle, J7 and J8 are jumpered
and J6 is unjumpered. The combination of R61 and C12 produces a 75% duty cycle.

The output of the monostable timer is used to drive a buffer with a 3 state output which is
controlled by VIDPWR*. In order to satisfy the input requirements of the buffer, U9, the output
of the monostable timer is stepped down by R62 and R63 for 50% and 75% duty cycles. For
the 100% duty cycle, the monostable timer is disabled and the input to U9 is stepped down
by R60, R62, R63 and +12V2. When VIDPWR* is low, U9 is turned on, providing the gate
voltage to Q1. Q1 turns on essentially shorting the gate on Q2 to ground. This turns on Q2,
providing current to flow to the control pin of the inverter, VCONT. R34 and C66 were
chosen to keep the Passport 2 CPU clock frequency (45 MHz) from contaminating the
VCONT signal and to permit a return to +12V_RET for the inverter frequency (41 KHz). R34
also provides a ground loop between 3VGND (VIDPWR*) and +12V_RET (VCONT). When
VIDPWR* is high, there is no output on U9.

R64 and C65 sustain the supply voltage for U9 as the input on U9 changes from high to low
and low to high.

CR1 provides ESD protection for the circuit from transients from the inverter.

2.14.3 Speaker Interface

The system speaker is connected to J2. The NEC 10.4” Display/Keypad Interface Board
functions as a pass through for audio signals.

2.14.4 Encoder Interface

The optical encoder for the keypad is connected to J4. Phase signals (CHA/CHB) and the
switch contact signal (SW) are passed through the NEC 10.4” Display/Keypad Interface
Board to an ADC on the CPU board.

2 - 44 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation NEC 10.4” Display/Keypad Interface Board

2.14.5 The CPLD Interface to the CPU Board VIA SPI

The purpose of the CPLD (U1) is to interface to and scan for key presses on the front panel
keypad. The method of communicating with the CPLD is the SPI port of the 68HC916X1
communications processor on the CPU control board, 0670-00-0674-XX. The SPI interface is
a serial interface with separate serial data and clock. Data can flow in either direction using
the common clock. The communications processor is set as the master device and the CPLD
can only be a slave.

The serial input provides the keypad poll data (D0, D1, D2, D3) and LED data (XLED1-4) for
the charger and mute LED’s. This data is latched and is updated with each communication
packet and erased whenever the BRESET* is enabled. The output of the keypad Row Select is
sent to the keypad. The column selection is edge latched when a key is pressed. This data is
then serial encoded and transmitted to the Host.

The method used to scan the keypad, which is a matrix of 4 rows (J11, ROW1-4) with up to
8 columns (J10, COL1-8), is a “walking zero” pattern. This means that three out of the four
row lines will always be a logic “1” with one line driven low. In a complete cycle, each line
will sequentially be driven low, driving a different row on the keypad.

The CPLD has an 8-bit receive shift register with a latch to hold the row selection pattern
(walking zero). This completes the first part of the cycle. The next 8 bit serial data received
provides the next pattern for the row selection (walking zero) and simultaneously shifts back
the previous column pattern. If a key were pressed there would be a logic “0” in the data
shifted back for one of the columns. Since the communications processor knows which row
was a logic “0” and now has the column location, it can determine exactly which key was
pressed.

Since there are only four rows allocated to the keypad and eight select lines available, two
have been assigned to the alarm LED’s. The lines used are assigned to bits 4 and 5 of the
input serial data. Lines assigned to bits [0:3] are for the keypad and bits 6 and 7 are not
used. The LED’s can be turned on or off as well as flashed by changing the pattern of the bits
assigned.

Passive components between the CPLD and top and bottom tail connectors are needed as
follows: R15-22 are used to hold the signals high when the signal is low so that there is no
confusion about signal information. Furthermore, R7-14 as well as R23-30 are current
limiting resistors cleaning up the signal to the connectors.

The CPLD is programmed in-circuit by a cable connecting a computer to the 6 pin header, J9.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 45

Passport 2 NIBP Module (P/N 0670-00-0730 or 0670-00-0746-01) Theory of Operation

2.15 Passport 2 NIBP Module (P/N 0670-00-0730 or
0670-00-0746-01)

Overview

The NIBP PCB utilizes a Motorola MC68HC16Z1 microcontroller. This processor is
responsible for controlling a pump and two valves in the generation of the patient pressure
signal. This pressure signal is generated non-invasively using an inflatable cuff. A Fujikura
XFPM-050KPG-P5 pressure transducer converts the pressure signal in the cuff to an analog
voltage. The pressure signal is sampled by an AD7714 24-bit ADC which interfaces to the
microcontroller’s QSPI port. This data is processed by the HC16Z1 to determine the blood
pressure using the oscillometric principle. The results are then fed to the host via a RS-485
interface through the processor’s SCI port.

During a measurement, the HC16Z1 software inflates the cuff and then controls the pressure
bleed rate using a linear valve. The linear valve control allows the software to adjust the
valve orifice to arrive at a nominal linear bleed rate of 6mmHg per second. At the conclusion
of the measurement, a dump valve is opened by the software which allows the cuff pressure
to rapidly bleed down to atmosphere.

A separate Atmel AVR microcontroller (AT90S4433-8AC) and Fujikura XFPM-050KPG-BP3
pressure transducer are used to monitor the cuff pressure redundantly for safety purposes.

This document describes the details of the actual design implementation developed to meet
the requirements set forth in the module requirements document. It provides theory of
operation and internal specification of this implementation.

2.15.1 Pneumatic System Control

The pneumatic control consists of a pressure transducer, ADC, microcontroller, DAC, and
drive circuitry. This circuitry controls a pump, a dump valve and a linear valve. The
pneumatics can also be disengaged by the over-pressure detection circuitry. (See section

2.15.8) The pump is used to inflate the cuff at the beginning of each measurement cycle.
Inflation pressure is regulated by the HC16Z1 software monitoring the pressure transducer
signal from PT1 via the AD7714 ADC.

During the pump-up phase, the dump valve (V1) is closed and linear valve (V2) is modulated.
At the onset of the actual measurement phase, the linear valve is controlled to provide a
gradual reduction of the cuff pressure. The HC16Z1 software maintains the pressure bleed
rate at a nominal 6mmHg per second, regardless of the cuff pressure or system volume.
During the measurement phase, the pressure signal acquired by the transducer PT1 is
digitized by the ADC (U2) and processed to extract the oscillometric blood pressure data. At
the conclusion of the measurement phase, the dump valve and linear valve are both fully
opened to rapidly exhaust the residual cuff pressure.

2 - 46 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Passport 2 NIBP Module (P/N 0670-00-0730 or 0670-00-0746-01)

2.15.2 Pressure Transducer, PT1

A Fujikura XFPM-050KPG-P5 transducer was selected for the measurement channel. It
provides a high level output signal which eliminates the need for an external amplifier circuit.
All that is required is a pull-up resistor and compensation capacitor. The PT1 is screened to
maximize performance in designs which will perform a zero cal before each measurement
and a yearly span cal at 150mmHg near room temperature. It also provides a nonlinearity
specification beyond the screening limits which enhances performance.

The transducer is not installed during the initial PCB manufacturing and cleaning processes,
avoiding exposure to moisture which may effect its performance, but will be soldered in
place during final module assembly.

The transducer has an output transfer characteristic of 11.667mV/mmHg. Adjusting trim pot
R81 changes the attenuation factor of the transducer output signal (span calibration), and
thus the slope of the transfer characteristic. The nominal slope will correspond to the
attenuation produced when the wiper is at the midpoint of its range. With a 28.7kW value
for R80 and a 2kW value for R81, the nominal slope to be used by the software for the
measurement channel is 11.29mV per mmHg. The adjustment range is wide enough to cover
the +/-50mV transducer set point tolerance at the 150mmHg calibration pressure.

2.15.3 ADC, U2

The pressure signal is sampled by an Analog Devices AD7714 24-bit ADC which interfaces
to the microcontroller’s QSPI port.

The device must first be configured by using the AD7714 zero-scale self-calibration mode
followed by the full-scale self-calibration mode. From this calibration process, offset and gain
coefficients are determined that will be applied automatically by the AD7714 hardware.

NOTE: Several samples must be read before the new coefficients

The system zero cal is then performed. If in the span calibration diagnostic mode the system
zero cal is followed by the span cal.

NOTE: A 90 second warm-up period shall elapse prior to span

The ADC is used in the bipolar mode which causes the ADC gain error to be of opposite sign
above and below the 2.5V nominal voltage appearing on AIN2. That is, the ADC gain error
pivots at 2.5V. The trim pot (R81), on the other hand, adjusts for gain error which pivots at
0V and will not correctly account for ADC gain error without a corresponding change in the
offset value. This leads to an iterative process for adjusting ADC gain error and offset.

are applied after a calibration.

calibration to account for transducer warm-up drift. It is also
necessary to calibrate the ADC prior to system span cal.,
otherwise the gain coefficient in the ADC will not be taken
into account during the span calibration.

The input buffer reduces the input range below what is required, so the BUFFER control pin is
tied low to short out the internal buffer.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 47

Passport 2 NIBP Module (P/N 0670-00-0730 or 0670-00-0746-01) Theory of Operation

R15 and R27 are +/-0.1% tolerance, +/-25ppm/°C resistors which form a highly accurate
and stable voltage divider generating the AD7714 2.5V reference voltage from A5V. Since
the PT1 measurement channel transducer output is ratiometric with A5V, the AD7714
readings are directly proportional to the applied pressure after subtracting the zero offset.

The DRDY* signal is used to indicate to the HC16Z1 software that the converted data is
available. The AD7714’s POL input is tied low, so the HC16Z1 QSPI shall be configured in
the master mode with its CPOL bit set to 0 and its CPHA bit set to 1 for ADC data transfers.

The nominal ADC clock rate is 2MHz.

2.15.4 DAC

The linear valve’s bleed rate is current controlled by the HC16Z1 software by writing to a
Maxim MAX5352 12-bit DAC (U12) connected to a Burr-Brown OPA336 CMOS
operational amplifier (U13), in turn connected to an International Rectifier IRF7303 Power
MOSFET (Q6).

A DAC code of 0 will result in zero current flow in Q6, and a fully opened valve. A full-scale
DAC code results in the maximum DAC output voltage of 2.5V and thus maximum current
flow in Q6. This corresponds to a fully closed valve. Power-on-reset clears the DAC’s output
to 0 thus fully opening the valve. The DAC’s 2.5V reference voltage is derived from a Linear
Technology part, LT1790-2.5.

2.15.5 Pump, M1

The pump control signal, M1EN, is provided via a PWM signal from the HC16Z1
microcontroller and is active high. This signal switches MOSFET Q3 (1/2), applying power
to the pump motor. Power to the pump (12VSW) is supplied from 12V2 via Q2. This allows
the pump to be disabled in case of a fault condition.

2.15.6 Dump Valve, V1

The dump valve, V1, is controlled by the V1EN signal provided by an active high signal from
the HC16Z1 microcontroller. This signal drives MOSFET Q3 (1/2), which switches power to
the valve coil. Power to the valve (12VSW) is supplied from 12V2 via Q2. This allows the
valve to be opened in case of a fault condition. This valve is a ‘normally open’ type, so coil
current must be supplied to cause the valve to close.

2.15.7 Linear Valve, V2

The linear valve, V2, provides bleed down of the cuff pressure. The HC16Z1 software
maintains the pressure bleed rate at a nominal 6mmHg per second, for product specified
volumes and pressure ranges. The linear valve can also be used to control the pump up rate
when small volume cuffs are used in the neonatal mode.

Note that this valve is a ‘normally open’ type, so coil current must be supplied to cause the
valve to close.

2 - 48 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Passport 2 NIBP Module (P/N 0670-00-0730 or 0670-00-0746-01)

The linear valve’s bleed rate is current controlled by the HC16Z1 software by writing to a
Maxim MAX5352 12-bit DAC (U12) connected to a Burr-Brown OPA336 CMOS
operational amplifier (U13), in turn connected to an International Rectifier IRF7303 Power
MOSFET (Q6).

The DAC output voltage is divided by 5 (which results in a full-scale control voltage of 0.5V
nominal) which is applied to the opamp’s, U13, non-inverting input. A current sensing
resistor, R95, is used to generate a low voltage proportional to the linear valve current. This
voltage is fed back to the opamp’s inverting input. The opamp controls the Q6 FET gate
voltage to maintain the desired current setting and corresponding valve orifice. A5V is used
to generate a small offset voltage using R94 and R92 to insure the FET is fully off for a DAC
code of 0.

R95 is chosen to guarantee the full-scale current fully closes the valve under worst case
conditions, including coil winding tolerance.

The IRF7303 MOSFET part (Q6), was chosen due to its lead-frame design which offers
superior power dissipation capabilities. As such, the maximum junction rise when driving the

0.526W, 274 ohm linear valve coil under the worst case conditions, does not warrant any
heat-sinking to achieve reasonable reliability.

2.15.8 Over-Pressure Detection

There are two methods of keeping the pressure from getting too high. The first method is the
HC16Z1 software based monitoring of the pressure transducer, PT1. When the software
monitors pressure higher than, 300mmHg in Adult mode, 200mmHg in Pediatric or
150mmHg in Neonate mode, the measurement cycle will halt and dump valve, V1 and
bleed valve, V2 shall open to release the pressure in the cuff.

In the event of an over-pressure condition that is not corrected by the HC16Z1 software and
the measurement channel circuitry, the over-pressure channel serves as a fully redundant
backup system to disable the pump and valves, thus relieving the pressure in the cuff. The
hardware over pressure limit detect circuitry will deactivate the over pressure signal
12VEN*, cutting off power to the pump (M1) and valves (V1 and V2), reverting them to their
‘normally open’ state, independent of software. This action places the NIBP PCB in a
‘shutdown’ state that can be exited only by cycling the system power.

To achieve this secondary over-pressure detection, the PCB uses a pressure transducer (PT2)
separate from the measurement channel, a secondary microprocessor (U4), and power-cut
circuitry (Q1, Q2). This circuit is also powered by a separate voltage (T5V) than used by the
AD7714 and measurement transducer.

An over-pressure test shall be performed yearly through service diagnostics to verify the
circuit is operating within the prescribed parameters.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 49

Passport 2 NIBP Module (P/N 0670-00-0730 or 0670-00-0746-01) Theory of Operation

2.15.9 Pressure Transducer, PT2

The Fujikura XFPM-050KPG-BP3 transducer was selected for the over-pressure channel. Due
to a transducer accuracy of ±5.625mmHg (+/-67.5mV set point tolerance at the 0mmHg)
over the entire pressure range, the overpressure transducer must be zero calibrated at
0mmHg in order to operate the measurement duration timer. This zero calibration is
automatically performed by the software resident in the secondary Atmel microcontroller
(U4). The PT2 provides a high level output signal which eliminates the need for an external
amplifier circuit. All that is required is a pull-up resistor and compensation capacitor.

The transducer has an output transfer characteristic of 12mV/mmHg, but due to a small gain
generated by a 100kW value for R30 and a 3.60kW value for R29 in the negative
feedback loop of the op-amp (U16), the transfer characteristic to be used by the software for
the over-pressure channel is 12.44mV/mmHg. With 0mmHg pressure applied to the
transducer input port, the output of the op-amp (U16) is approximately 100mV. Given the set
point tolerance of +/-67.5mVat 0mmHg, the main processor (U10) software tracking can be
off as much as 67.5mV * 3.6% or 69.93mV (5.62mmHg).

The transducer is not inserted until the end of the manufacturing and cleaning processes,
avoiding exposure to moisture which may effect its performance, but will be soldered in
place after final assembly.

2.15.10 12VSW Circuitry, Q1, Q2

Disabling the pump (M1) and valves (V1 and V2) is accomplished by cutting power to these
devices using a switched version of 12V2, 12VSW. This is done via the secondary
microcontroller’s 12VEN* signal which controls Q1. The 12VEN* signal turns the NPN
transistor Q1 on which allows current to flow through R36 and into the Q1 collector. The
voltage developed on R36 turns on Q2, a P-channel FET with high current capability,
supplying power to the pump and valves.

2.15.11 Primary Microcontroller, U10

The NIBP PCB utilizes a Motorola MC68HC16Z1CPV16 microcontroller. This specifies a 5V,

16.78MHz, commercial temperature range part in a 144 pin TQFP package. This processor
is responsible for controlling a pump and two valves in the generation of the patient pressure
signal. This data is processed by the HC16Z1 and fed to the host via an RS-485 interface
through the processor’s SCI port.

A 32.768kHz crystal (Y1) is used for the HC16Z1 reference oscillator circuit. The HC16Z1
SYNCR (clock synthesizer control) register will be set with X=1, W=0 and Y=60. This
produces a nominal system clock frequency of 15.99MHz. The 32.768kHz crystal is
specified with a load capacitance of 20pF. To present this load, C20 and C21 are set to
33pF. The load capacitance is calculated as the series combination of C21 and C22 plus the
stray capacitance which is estimated to be less than 5pF.

At Power-On Reset, the state of the HC16Z1 pins controlling the pump and valves is such that
they are disabled (pump off / valves open).

2 - 50 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Passport 2 NIBP Module (P/N 0670-00-0730 or 0670-00-0746-01)

The HC16Z1 has an internal ADC which will be used to monitor both pressure transducer
outputs, a 2.5V reference source, A5V, 12V and the switched 12V voltage, 12VSW.
Dividers are used where needed to insure the sampled voltage is within the usable ADC input
range. A filtered version of T5V is used as the ADC reference.

2.15.12 Secondary Microcontroller, U4

The PCB incorporates an Atmel AVR microcontroller to perform over-pressure sensing. The
Atmel AT90S4433-8AC is an 8-bit RISC architecture AVR microcontroller with 4Kbytes of in­system programmable FLASH, 128 bytes of RAM and 256 bytes of EEPROM. The device
contains 32 byte-wide general-purpose registers, two timer/counters, a 10-bit ADC with 6
input channels, programmable Watchdog, SPI Serial interface and 20 individually
programmable I/O lines. The device comes in a 32-pin TQFP package and operates
between 4 to 6 volts at speeds up to 8 MHz.

A 2.45MHz ceramic resonator (Y2) with built-in capacitors is used for the AVR’s oscillator.

The AT90S4433 is informed of the desired measurement mode by reading the MODE_IN3:0
signals fed from the HC16Z1. It in turn sends back four signals, STATE_OUT3:0, to indicate
that the AT90S4433 has not encountered any faults, has set its over-pressure and
measurement duration limits to match the type of measurement indicated, has completed the
offset reading (zero) and is ready for the measurement of the type encoded on
STATE_OUT3:0.

The over-pressure signal (PVO) is sampled by an ADC internal to the AT90S4433 at a rate of

153.125kHz. If it detects an over-pressure condition, the AT90S4433 goes into an
emergency shutdown state. In this state, the AT90S4433 turns off the 12VSW power feeding
the pump and valves by toggling the 12VEN* signal line high. Since the valves are normally
open, turning off their power will vent any cuff pressure to atmosphere. The AT90S4433 then
remains in the emergency shutdown state until the system’s power is cycled. Note, a software
reset issued from the HC16Z1 and asserting RST* will have no effect on releasing the
AT90S4433 from the shutdown state.

The ADC uses an external reference voltage (T5V). Since T5V is the same voltage source that
is powering the ratiometric transducer, direct ADC readings represent the pressure.

In addition to the input signals MODE_IN3:0 and PVO, the AT90S4433 also has the 2.5V
reference voltage (25VR) applied to its A/D inputs. This signal is used as a ‘back-door’
verification of the T5V reference voltage. Since 25VR is generated from a separate supply
than T5V, and since T5V is also used as the ADC reference voltage, if the T5V reference
voltage were to fail, the ADC would read full scale when comparing 25VR to the ADC
reference (T5V).

The AT90S4433 device includes a brown-out reset circuit which guarantees the device is
reset when VCC is below 4.0V +/-0.2V. This brown-out reset is required since the
AT90S4433 is not connected to the HC16Z1 RST*.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 51

Passport 2 NIBP Module (P/N 0670-00-0730 or 0670-00-0746-01) Theory of Operation

To increase the reliability of the AT90S4433 device’s function as an over-pressure detector,
sleep mode will not be utilized. This prevents the possibility of the part becoming stuck in the
sleep state.

2.15.13 Memory

Flash Memory, U7

The program code will be stored in an Atmel AT49F4096A 4Mbit memory. The flash device
specified has the boot sector located at the bottom of the memory map at address 00000H
where the HC16Z1 expects to find the reset vectors.

Although the flash device requires additional power with CE* tied low, this prevents the need
for decoding logic where board real estate is limited.

Besides storing program code, other unprotected sectors of the flash memory may be used to
store less critical nonvolatile data if required. This would require dedicating an entire flash
sector for that purpose. However, due to small 8K byte parameter blocks in the flash, this is
not a gross waste of memory resources and prevents the need for an additional device.

Due to the fact that the flash reset input is held active low by the DS1811 until VCC is at a
valid level, inadvertent flash writes are avoided during power cycling and brown-outs. In
addition, the flash WE* signal defaults to the high state after reset and it is virtually
impossible for the flash write protocol to be reproduced due to random levels.

The HC16Z1 software can detect bad sector data in the flash by storing checksums which
can be verified during initialization.

2.15.14 CMOS Static RAM, U5

The SRAM is composed of one (U5) Samsung K6R1016C1C 64k-word x 16-bit part with two
separate chip select signals, CSRAMLB* and CSRAMHB*, connected to the LB* and UB*
pins respectively. The HC16Z1 R/W* signal is used to activate the SRAM WE* pins while
the OE* pin(s) are held low. The CS* signal is controlled by the UB* and LB* signals.
Although this much memory is unlikely to be needed during normal operation, it will help
when updating the flash in the field from the host. During this process, the HC16Z1 program
code must reside in the SRAM with additional room available for buffering data received
from the host.

2.15.15 CMOS EEPROM, U9

The HC16Z1 also has access to an Atmel AT25C020 2k-bit serial EEPROM through its QSPI
port. This EEPROM device will be used for storing an electronic serial number (ESN), NIBP
hardware version, and byte checksum. The ESN is a 32-bit long word, starting in memory
location 0. The hardware version information is one byte and follows immediately after the
ESN, in memory location 5. The checksum is also one byte, and follows immediately after the
hardware version info, in memory location 6. This information can be programmed via J7 or
off the board by removing the device from the socket.

This memory is hardware write protected by installing jumper J3 (JMODE*).

2 - 52 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Passport 2 NIBP Module (P/N 0670-00-0730 or 0670-00-0746-01)

The EEPROM will be programmed using a PC based program script to download hardware
and software revision history.

The HC16Z1 software can detect bad sector data in the serial EEPROM using checksums
which can be verified during initialization.

2.15.16 Hardware Locks

The EEPROM are hardware write protected by installing jumper J3 (JMODE* signal line).
Removing J3 will automatically remove the hardware write protection feature allowing the
device to be written while in one of the auxiliary modes.

2.15.17 Reset

Low Power Reset, U8

A Dallas Semiconductor DS1811 device monitors the PCB’s VCC voltage and activates RST*
before it falls below 4.5V. Since the HC16Z1 timing characteristics are specified with VCC
at 5V+/-10%, a valid VCC voltage is guaranteed while the device is out of reset. The flash is
also reset by RST*, which prevents spurious flash writes during power cycling.

2.15.18 Host Reset

The MODRESET* signal from J1 allows the host to reset the main processor (HC16Z1) on the
PCB. A NOR gate (U14) inverts the signal and the Q7 FET pulls RST* low when
MODRESET* is activated.

RST* is pulled up by R17. This resistor’s value was chosen in order to meet the RST* timing
requirements of the HC16Z1. If the RST* rise time is too slow, the HC16Z1 will assume there
is an external reset and repeatedly drive RST* low itself. This rise time is governed by the
capacitive loads on RST* as well.

Note, RST* is not connected to the AT90S4433 reset (PROGRAM*) in order to prevent an
HC16Z1 reset from bringing the PCB out of the emergency shutdown state.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 53

SpO2 Interface Board (Nellcor, Nell-3™ and Masimo) Theory of Operation

2.16 SpO2 Interface Board (Nellcor, Nell-3™ and Masimo)

The SpO2 Interface board provides the communications path for the two-way data flow
between the SpO
analyzes the analog input from the SpO
serial digital interface.

modules and the Passport 2 CPU Control Module. The SpO2 module

2

sensor and outputs the data in digital format via a

2

The SpO
different connector pin assignments for each of the three SpO

The SpO

Interface board addresses the different power requirements, as well as the

2

modules.

2

interface board provides SCI UART host communication to the SpO2 modules. It

2

serves simply as an adapter. The signals pass through unchanged.

The SpO2 interface board will be specifically configured for the SpO2 module it is
interfacing with. This may include different jumper settings, different feedback resistor
options, custom ribbon cables, etc.

Patient isolation is provided on the Passport 2 CPU Control Module, so it is not needed on
this SpO

interface board.

2

2 - 54 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Theory of Operation Power Supply

2.17 Power Supply

The board employs one switching regulator and several linear regulators that provide power
and eliminate ripple on the power supply lines. There are separate enable lines for each of
the power supplies. Depending on which of the three SpO
provides the capability to sequence the supplies upon power up. It also allows the capability
to shutdown the supplies and conserve power when the voltages are not necessary for the
specified SpO

module.

2

The input power is a semi-regulated +5.5Vand -11V source and is used for generating the
SpO2 power sources. Several voltages will be generated locally, including +5VAS (Analog),
+5VDS (Digital), +12VS, +15VS, -5VAS (Analog), -15VS. These will be used to power the
SpO

connectors.

2

The +/-15VS and +12VS are created using U2, a high efficiency step up switching power
supply using a combined SEPIC and Cuk topology. The switching frequency is 500KHz. The
choice of +15VS or +12VS is provided by using a choice of 2 different feedback resistors for
R18, depending on the SpO

module that the board is interfacing to. When the +12VS is

2

selected, the -12VS is not needed but is still available. The SpO
does not have any connections to the -12VS. The +/-15VS and +12VS (-12VS as well) have
an enable capability using a digital signal from the microcontroller on the Passport 2
CPU/FE board. LC filters are provided on the positive rail with L808 and C42, and on the
negative rail with L807 and C841. The +5VDS is provided using a linear regulator U3, and
has an enable capability from the microcontroller. The +5VAS is provided using a linear
regulator U4, and has an enable capability from the microcontroller. The -5VAS is provided
using a linear regulator U5, and has an enable capability from the microcontroller. The
+5VDS and +5VAS are prefiltered using an LC filter, L809 and C812, on the source input
+5.5V, to reduce any noise and ripple.

modules is installed, this

2

module that uses the +12VS

2

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 2 - 55

SpO2 UART Serial Interface Theory of Operation

2.18 SpO2 UART Serial Interface

The SpO2 interface board provides SCI UART host communication to the SpO2 modules. It
serves simply as an adapter. The signals, (TX, RX, SpO
unchanged.

The SpO2 interface board will be specifically configured for the SpO2 module it is
interfacing with. This may include different jumper settings, different feedback resistor
options, custom ribbon cables, different SpO

The J4 (Nellcor MP506), J5 (Nellcor MP304), and J6 (Masimo MS-3) connectors are used for
these interfaces. To help the software decide which SpO2 module is under use, three SpO2
identification bits are available for reading on general purpose inputs by the Passport front
end microprocessor.

ID resistors, etc.

2

RST_PB5, CTS, ETRIG), pass through

2

An ESD protection device, U1, is connected to the SpO
are decoupling capacitors connected to the ground and shield. CR1 is a do not populate,
and is used as a contingency protection circuit for the U3 regulator. CR1's purpose is to
allow current to flow backwards from the output to the input of the linear regulator during
power-down to remove residual charge on the output capacitors.

2.18.1 Panel Interface Extension Connector

In order to physically and mechanically connect the Nellcor MP506 board to this SpO2
Interface board, a pass through or extension connection for the panel interface signals had
to be placed on the SpO
interfacing to a Nellcor MP506. One connector J4 is for the SpO
third connectors, J1 and J2, are the extension for the panel interface signals.

Interface board. Therefore three connectors are used when

2

communications signals. C1 to C4

2

signals. The second and

2

2 - 56 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

3.0

Repair Information

3.1 Introduction ................................................................................ 3-1

3.2 Safety Precautions ...................................................................... 3-1

3.3 Troubleshooting Guidelines ......................................................... 3-7

3.4 Exchange Programs ................................................................... 3-7

3.5 Special Tools Required ................................................................ 3-7

3.6 Disassembly Instructions ............................................................. 3-8

3.1 Introduction

This chapter of the Service Manual provides the necessary technical information to perform
repairs to the instrument. The most important prerequisites for effective troubleshooting are
through understanding of the instrument functions as well as understanding the theory of
operation.

3.2 Safety Precautions

In the event the instrument covers are removed, observe the following warnings and
guidelines.

1. Do not short component leads together.

2. The instrument covers must not be removed by other than qualified technical personnel

who have received supplementary instructions regarding maintenance of medical
equipment or has equivalent experience in this area.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 3 - 1

Safety Precautions Repair Information

Stationary Mounting
Bracket and (4) Screws
P/N: 0040-00-0299-02

Stationary Mount,
Bedrail Hook Mount,
Visa / PatientNet
Radio & 608 Radio
Mount

Bed Rail Hook Mount
and (4) Screws
P/N: 0040-00-0293

Transmitter
P/N 0992-00-0115 (Visa I)
P/N 0992-00-0116 (Visa II)

Bracket & Screws
P/N 0040-00-0296

Comm Port
P/N 0998-00-0178-05 or
P/N 0998-00-0178-06

PatientNet Mounting Kit
(P/N: 0020-00-0458-01)

Transmitter
(P/N: 0992-00-0130-01)

608MHz
Radio Assembly
P/N 0040-00-0361-01

Retainer Right
P/N 0226-00-0030

Retainer Left
P/N 0226-00-0031

FIGURE 3-1 Stationary Mount, Bedrail Hook Mount, Visa/Patient Net Radio and

608 Radio Mount

3 - 2 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Repair Information Safety Precautions

Rolling Stand Kit

P/N:

0040-00-0287-01

Wall Mount Kit

P/N:

0040-00-0287-02

Channel Plate Assembly
P/N 0386-00-0264

Swivel Head Assembly
P/N 0376-00-0011

Basket Assembly
P/N 0426-00-0073

Column
P/N 0009-00-0004

Base
P/N 0441-00-0168

Stationary Mounting Bracket
and Screws
P/N 0040-00-0299-02

Stationary Mounting Bracket

and Screws
P/N 0040-00-0299-02

Track and Arm Assembly
P/N 0436-00-0169

Caster Locking
P/N 0401-00-0027-02

Caster Non-Locking
P/N 0401-00-0027-01

Handle
P/N 0367-00-0068

Rolling Stand and Wall Mount

Cable Hook Assembly

P/N 0436-00-0132

Single Wall Mount Dimensions

Tra ck

Item

19"

Height

Width

3.5"

Arm

12"

3.5"

Depth

Max. Load
per Arm

lbs.

80 lbs

Rolling Stand
Dimensions

44"

Height Width

24.5"

Max Load

50 lb

Passport 2

Specifications

Height

Width

Depth

lbs.

Watts

Max.

BTU's

72.0

11. 9"

9.5"

7.4"

13.9 lbs

245

Notes:

1. It is recommended all AC Power be 120/.6amps,or 240/.3amps.

Emergency power and a dedicated circuit be pr ovided.

2. it is recommended minimum distance from finished floor to
bottom of wall mount be 54 inches.

3. Location of wall mount is recommended to be to the left or
right of the patients head for best visual.

Revised 12/01/08

(Optional)

(Quick Release)
Deluxe Mounting Plate
P/N 0040-00-0299-01

(Optional)

(Quick Release)

Deluxe Mounting Plate

P/N 0040-00-0299-01

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 3 - 3

Safety Precautions Repair Information

RCD Wall Mount

Dual Remote Color Display
Wall Mount Kit
P/N 0020-00-0109

Note: This kit includes mounting accessories for
the Passport 3L, 5L and XG monitors.
See the wall mount kit on previous page for
accessories when used with a Passport 2.

Single Remote Color Display
Wall Mount Kit
P/N 0020-00-0108

CRT Mounting Plate
P/N 0386-00-0220

Arm Mounting Plate
P/N 0406-00-0631

Screws (4)
P/N 0212-00-0806

CRT Mounting Plate
P/N 0386-00-0220

Screws (4)
P/N 0212-00-0806

Arm Mounting Plate
P/N 0406-00-0631

Note: Westbrook Engineering
Wall Mount is used for this kit

Note: Westbrook Engineering
Wall Mount is used for this kit

4-4

3 - 4 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Repair Information Safety Precautions

Invasive Pressure
Ports 1 & 2

Battery

Connects to
Co2 Exhaust Port

Connects to
Co2 Input Port

Connects to

ECG Input Port

Connects to
Tem pera ture
Input Port

Connects to
Spo2 Input Port

Connects to

NIBP Port

Basic Passport 2 Accessories

Recorder
Paper

P/N 0683-00-0422-02

NIBP Adult Cuff

P/N 0998-00-0003-54

NIBP Hose 3.5 Meters

P/N 0683-04-0004

Battery
P/N 0146-00-0043

5 Lead Wire Set (USA)
(Snap 18")
P/N 0012-00-1261-01

3 Lead Wire Set (USA)

(Snap 18")
P/N 0012-00-1261-07

ECG Cable Assembly 10'
P/N 0012-00-1255-01

Masimo Adult / Ped Spo2 Kit

P/N 0020-00-0130

(See Note:)

400 Series Instrument cable

P/N 0012-00-0975

400 Series Skin Temp Sensor

P/N 0206-03-0300-02

Filterline Set Short Term (Adult/Ped)

P/N 0683-00-0470-25

Filterline Nasal Canula (Adult)
P/N 0683-00-0467-25

Co2 Scavenging Assembly
P/N 0008-00-0332-01

Note: Refer to the Pressure Transducer
Manufacturer for the proper IBP Instrument Cable

3 Lead Wire Set (International)
(Snap 18")
P/N 0012-00-1261-10

5 Lead Wire Set (International)
(Snap 18")
P/N 0012-00-1261-04

Passport 2
Installation Guide

Revised 03/07/02

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 3 - 5

Safety Precautions Repair Information

This page intentionally left blank.

3 - 6 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Repair Information Troubleshooting Guidelines

3.3 Troubleshooting Guidelines

1. Identify the problem - Due to the wide variety of potential symptoms certain

problems may be more subtle than others. One approach to trouble shooting is to set up
the instrument as described in Chapter 7. Following the guidelines of the tests will help
determine the problem if one exists.

2. Avoid shorting component leads together - During repair procedures, it can

become tempting to make a series of quick measurements. Always turn the power off
before connecting and disconnecting the test leads and probes. The accidental shorting
of leads can easily stress the components and cause a second failure (aside from the
safety risk).

3. Use the Proper equipment - This equipment listed below is suggested to fulfill a

wide range of troubleshooting requirements. It is imperative to use the designated
equipment in order to ensure proper results of any and all test procedures.

4. Clean up the repair area - After any repair especially after any soldering or

desoldering clean off the repair area with alcohol and a stiff hairbrush. This will remove
any residual solder flux inturn allowing the instrument to return to its original neat
appearance.

3.4 Exchange Programs

An exchange program for certain assemblies in the instrument is available. In many cases
replacement of the complete assembly will result in the most expedient repairs.

3.5 Special Tools Required

•DVM

• Digital Mercury Manometer - 0 to 300 mmHg

• Safety Analyzer - Dempsey model or Equivalent

• Patient Simulator

• Flow Meter

• Test Chamber / Dummy Cuff – P/N 0138-00-0001-01 (700 cc) or -03

(500 cc)

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 3 - 7

Disassembly Instructions Repair Information

3.6 Disassembly Instructions

Before disassembling the unit, perform the following:

• Power down the unit and remove the line cord.

• Remove all cable assemblies from the left side, right side and rear of the unit.

• Remove any batteries that were installed.

• Perform all work on a properly grounded station.

A. Removal of the Front Housing

1. Place the unit face down on a protective surface.

2. Loosen the screw from the Comm Port or filler Port. Remove the Comm Port or filler port

from the rear of the unit. Remove the eight screws from the rear of the unit.

3. Turn the unit over and carefully remove the front housing assembly.

4. Disconnect the 80 pin ribbon cable from the J1 of the Display / Keypad board mount

in the front housing.

5. Disconnect the ground strap

B. Removal of the TFT Panel/EL Panel/Passive Panel/Keypad Panel Board

1. Remove the Encoder cable assembly from connector J4.

2. Unlatch the connectors and remove the Keypad Cable assemblies from connectors J10

and J11 (EL or LCD), J11 and J12 (Passive).

3. Remove the Speaker cable assembly from connector J2.

4. Remove the inverter cable assembly from connector J8 (LCD only).

5. Remove the screw that secures the LCD cable assembly cover on J3 (LCD only).

6. Remove the cable assembly from the connector J3 (LCD only).

7. Remove the EL Cable Assembly from connector J6 (EL only).

8. Remove the 5 screws that secure the panel board the front housing.

9. Remove the 2 screws that secure the ferrite clip to the Panel / Keypad Board.

10.Lift the panel board up and out from the front housing.

C. Removal of the LCD Display / EL Display

1. Remove the TFT / EL Keypad Board as stated in Paragraph B.

2. Remove the high voltage cable assembly from the high voltage board at connector

CN2 (LCD only).

3. Remove the inverter cable assembly from the high voltage board at connector CN1

(LCD only).

4. Remove the two screws that secure the high voltage assembly to the left rail (LCD only).

5. Remove the two screws that secure the display driver cable bracket to the right side

rail (LCD only).

6. Lift display driver cable assembly cable carefully from the LCD display / EL Display.

7. Remove the four screws that secure the LCD/EL display to the left and right rails.

8. Lift the LCD/EL display up and out to remove.

D. Removal of the Passive Display

1. Remove the Passive Panel/Keypad Panel Board as stated in Paragraph B.

3 - 8 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Repair Information Disassembly Instructions

2. Remove the 2 screws that secure the Inverter bracket assembly.

3. Remove the 2 screws that secure the right mounting rail.

4. Remove the screw that secures the choke mounting bracket.

5. Remove the screw that secures the left mounting rail.

6. Remove the screw that secures the lower mounting bracket.

7. Lift the Passive display up and out and remove.

E. Removal of the Main CPU board (Main Frame).

1. Remove the front housing assembly as stated in Paragraph A.

2. Remove the NIBP Pump assembly and bracket as stated in Paragraph F.

3. Remove the 8 screws that secures the metal shield to the back housing.

4. Remove the Power Supply assembly from the rear of the unit as stated in Paragraph M.

Once the Power Supply is removed carefully lift the Main CPU assembly up (about one
inch).

5. Disconnect the Recorder cable from J8.

6. Disconnect the connector J13 (power switch).

7. Disconnect the CO

8. Disconnect the SpO

connector from J 23 (CO2 module)

2

connector from the SpO2 board assembly (Masimo® or

2

Nellcor®).

9. Disconnect the connector J203. (Panel board).

10.Carefully lift the CPU board assembly from the back housing.

11.Carefully angle and lift the CPU board assembly from the back housing.

12.Disconnect the connector from J202 and remove the SpO

assembly.

2

13.Remove the ten screws that secure the CPU board to the metal frame.

F. Removal of the NIBP Pump.

1. Remove the Front housing assembly as stated in Paragraph A.

2. Disconnect the tubing from the inline pump filter.

3. Disconnect the connector from J8.

4. Remove Pump assembly from holding bracket.

G. Removal of the NIBP Module

1. Remove the Front housing assembly as stated in Paragraph A.

2. Remove the NIBP Pump as stated Paragraph F.

3. Disconnect the cable from J1.

4. Unfasten the NIBP fitting on the side of the back housing with a 1/4 inch nut driver

5. Slide the NIBP module from the rear of the unit carefully and remove.

H. Removal of the Masimo SpO

Module

2

1. Remove the Front Housing assembly as stated Paragraph A.

2. Remove the Main frame assembly as stated Paragraph E.

3. Remove the three screws that secure the Masimo SpO

4. Remove the Cable assembly from J3 of the SpO

5. Lift the Masimo SpO

I. Removal of the CO

Module up and remove.

2

Module

2

module to the standoffs.

2

Module.

2

1. Remove the front housing assembly as stated Paragraph A.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 3 - 9

Disassembly Instructions Repair Information

2. Remove the Main frame assembly as stated Paragraph E.

3. Remove the Patient Connector Panel as stated in Paragraph J.

4. Remove the two screws that secure the CO

5. Slide the CO

Module to the left and lift the Module up and out of the back housing.

2

module to the back housing assembly.

2

J. Removal of the Patient Connector Panel

1. Remove the two screws that secure the Patient Connector Panel housing the back

housing.

2. Slide the Patient Connector housing toward the back.

3. Swing the housing open and remove the CO

exhaust tubing, connector and input

2

connector retainer clip. (optional).

4. Disconnect the Ribbon cable assembly from the module.

5. Remove the two screws that secure the SpO

connector to the Panel assembly.

2

K. Removal of the Recorder Assembly

1. Open the recorder door and locate the captive screws in the rear of the recorder.

2. Slide the recorder from the opening and remove.

L. Removal of Recorder Interface Board

1. Remove the Front Housing as stated in Paragraph A

2. Remove the Main frame as stated in Paragraph E.

3. Remove the recorder assembly as stated in Paragraph K.

4. Remove the Cable assembly from J3.

5. Remove the three screws and pull the board from the unit.

M. Removal of the Power Supply

1. Insert a narrow flat blade into each of the four slots and release each tab.

2. Ensure not to damage each tab. Remove the plastic cover.

3. Remove the four screws from the corners of the metal housing.

4. For units with Li-ion batteries only, a control cable is connected to the power

supply as shown in Figure 5-5 on page 5 - 13. The power supply cannot be
completely removed without first disconnecting this cable. Slide the power supply out
of the rear of the monitor until the control cable connector is exposed. Disconnect the
control cable.

5. Slide the power supply out of the rear of the monitor and remove.

N. Removal of the Battery Holder Assembly

1. Be sure the batteries are removed from the battery holder assembly.

2. Remove front housing assembly as stated in Paragraph A

3. Remove the main frame assembly as stated in Paragraph E.

4. Remove the five screws that secure the housing to the back housing. Be sure not to

bend the ground plate.

5. Lift and remove the battery holder assembly.

3 - 10 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Repair Information Disassembly Instructions

Length +/- 6"

VGA Ext. Male 15 Pin D-Sub to Female 15 Pin D-Sub

PART NUMBER LENGTH

0012-00-0852-01 6 feet

Open Ended to Female 15 Pin D-Sub

PART NUMBER LENGTH

0012-00-0852-02 25 feet

0012-00-0852-03 50 feet

0012-00-0852-04 100 feet

0012-00-0852-05 200 feet

0012-00-0852-06 300 feet

0012-00-0852-07 450 feet

0012-00-0852-08 600 feet

0012-00-0852-09 175 feet

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 3 - 11

Disassembly Instructions Repair Information

VGA Ext. Male 15 Pin D-Sub to Male 15 Pin D-Sub

PART NUMBER LENGTH

0012-00-0994-01 10 feet

0012-00-0994-02 25 feet

0012-00-0994-03 50 feet

0012-00-0994-04 75 feet

3 - 12 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Repair Information Disassembly Instructions

4

1

3

2

5

6

V
RA
LL
LA
RL

SHIELD

brown
white

red
black
green

5 X 1k , 1W, 5%

Resistor in
Connector

RL LA LL RA V

CRFLN

brown

white

red
black
green

L' +/- 4"

12345

6

Opposite Side

black

yellow

green

red

white

12345

6

1.38"+/- .10"

.5"+/- .10"

USE LUDLOW CONNECTOR #95 RIGHT ANGLE FOR -03, -04, -07, -08

USE LUDLOW CONNECTOR #22 STRAIGHT FOR -01, -02, -05, -06

ANSI/AAMI EC53-1995 STANDARD IEC CONVENTIONAL STANDARD

LEAD COLOR LEAD COLOR

V Brown Chest (C) White

Right Arm (RA) White Right Arm (R) Red

Left Leg (LL) Red Left Leg (F) Green

Left Arm (LA) Black Left Arm (L) Yellow

Right Leg (RL) Green Right Leg (N) Black

Non ESIS

5 X 1k , 1W, 5%

Resistor in
Connector

4

1

3

256

V

RA

LL

LA

RL

SHIELD

brown

white

red
black
green

6 X 100mH Choke

in Yoke

ESIS

ECG Cable ESIS and Non ESIS

PART NUMBER LENGTH AND DESCRIPTION

0012-00-1255-01 10 feet Straight Non ESIS

0012-00-1255-02 20 feet Straight Non ESIS

0012-00-1255-03 10 feet Rt Angle Non ESIS

0012-00-1255-04 20 feet Rt Angle Non ESIS

0012-00-1255-05 10 feet Straight ESIS

0012-00-1255-06 20 feet Straight ESIS

0012-00-1255-07 10 feet Rt Angle ESIS

0012-00-1255-08 20 feet Rt Angle ESIS

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 3 - 13

Disassembly Instructions Repair Information

Non ESIS

ESIS

E (RL/N)

B (LA/L)

C (LL/F)

A (RA/R)

D (V/C)

F

E (RL/N)

B (LA/L)

C (LL/F)

A (RA/R)

D (V/C)

F

Panorama Mobility Cable (ESIS and Non ESIS)

P/N 0012-00-1502-XX

DESCRIPTION DASH #

Non ESIS, 10’, USA -01

Non ESIS, 20’, USA -02

ESIS, 10’, USA -03

ESIS, 20’, USA -04

Non ESIS, 10’, International -05

Non ESIS, 20’, International -06

ESIS, 10’, International -07

ESIS, 20’, International -08

FIGURE 3-2 Panorama Mobility Cable (ESIS and Non ESIS)

ANSI/AAMI EC53-1995 IEC CONVENTIONAL STANDARD

LEAD COLOR LEAD COLOR

V Brown Chest (C) White

Right Arm (RA) White Right Arm (R) Red

Left Leg (LL) Red Left Leg (F) Green

Left Arm (LA) Black Left Arm (L) Yellow

Right Leg (RL) Green Right Leg (N) Black

3 - 14 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Repair Information Disassembly Instructions

Connector shell

Shield drain wire

BLK

WHT
RED

AOUT1 (ECG) 1

AOUT2 (PRESS) 2

GNDA 3

AIN 4

GND 5

DOUT 6

P2, ECG

P3, PRESS

P1

TIP

SLV

RING

TIP

SLV

RING

BLK

BRN

BLK

BRN

See Note

N.C.

N.C.

N.C.

1

2

3

4

5

6

P1

2

4

1

P2

P3

3

5

5

5

IABP Cable (ECG/IBP)

(only for serial numbers TSXXXXX-J5 and higher)

FIGURE 3-3 IABP Cable (ECG/IBP) (P/N 0012-00-1650-01)

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 3 - 15

Disassembly Instructions Repair Information

LEAD

CONNECTOR

PATIENT END

TERMINATION

SHIELD

5 Lead USA 3 Lead USA

GREEN

BLACK

RED

WHITE

BROWN

L" +/- 1.00"

GREEN

GREENGREEN

RED

BLACK

WHITE

BROWN

GREENGREEN

RED

WHITE

BLACK

BLACK

RED

WHITE

L" +/- 1.00"

TWO PINS
SHORTED

TWO PINS
SHORTED

KEYING BLOCKS
ARE TO BE THE SAME
COLOR AS LEAD WIRE

GREEN

BLACK

RED

WHITE

L" +/- 1.00"

GREENGREEN

RED

BLACK

WHITE

YELLOW

GREEN

YELLOW

GREENGREEN

RED

GREEN

YELLOW

YELLOW

RED

GREEN

L" +/- 1.00"

TWO PINS
SHORTED

TWO PINS

SHORTED

KEYING BLOCKS

ARE TO BE THE SAME

COLOR AS LEAD WIRE

5 Lead International 3 Lead International

ECG Shielded Lead Wires

PART NUMBER LENGTH AND DESCRIPTION

0012-00-1261-01 18” snap lead set USA

0012-00-1261-02 24” snap lead set USA

0012-00-1261-03 40” snap lead set USA

0012-00-1261-04 18” snap lead set International

0012-00-1261-05 24” snap lead set International

0012-00-1261-06 40” snap lead set International

0012-00-1261-07 18” snap lead set USA

0012-00-1261-08 24” snap lead set USA

0012-00-1261-09 40” snap lead set USA

0012-00-1261-10 18” snap lead set International

0012-00-1261-11 24” snap lead set International

0012-00-1261-12 40” snap lead set International

0012-00-1261-13 3/40” 2/60” snap lead set USA

0012-00-1261-14 3/40” 2/60” snap lead set International

3 - 16 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Repair Information Disassembly Instructions

LEAD

CONNECTOR

PATIENT END

TERMINATION

SHIELD

5 Lead USA 3 Lead USA

GREEN

BLACK

RED

WHITE

BROWN

GREEN

BLACK

RED

WHITE

BROWN

L" +/- 1.00"

BLACK

RED

WHITE

BLACK

RED

WHITE

L" +/- 1.00"

TWO PINS
SHORTED

TWO PINS
SHORTED

KEYING BLOCKS
ARE TO BE THE SAME
COLOR AS LEAD WIRE

5 Lead International 3 Lead International

GREEN

BLACK

RED

WHITE

GREEN

BLACK

RED

WHITE

L" +/- 1.00"

YELLOW

YELLOW

ECG Shielded Lead Wires

PART NUMBER LENGTH AND DESCRIPTION

0012-00-1262-01 18” pinch 5 lead set USA

0012-00-1262-02 24” pinch 5 lead set USA

0012-00-1262-03 40” pinch 5 lead set USA

0012-00-1262-04 18” pinch 5 lead set International

0012-00-1262-05 24” pinch 5 lead set International

0012-00-1262-06 40” pinch 5 lead set International

0012-00-1262-07 18” pinch 3 lead set USA

0012-00-1262-08 24” pinch 3 lead set USA

0012-00-1262-09 40” pinch 3 lead set USA

0012-00-1262-10 18” pinch 3 lead set International

0012-00-1262-11 24” pinch 3 lead set International

0012-00-1262-12 40” pinch 3 lead set International

0012-00-1262-13 3/40” 2/60” pinch 5 lead set USA

0012-00-1262-14 3/40” 2/60” pinch 5 lead set International

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 3 - 17

Disassembly Instructions Repair Information

Panorama Mobility Lead Wires

P/N 0012-00-1503-XX

DESCRIPTION DASH #

24", snap, 5 lead set, Domestic -02

24", snap, 3 lead set, Domestic -05

24", snap, 5 lead set, International -11

24", snap, 3 lead set, International -14

FIGURE 3-4 Panorama Mobility Lead Wires

3 - 18 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Repair Information Disassembly Instructions

1-2

3

4

5

6-8

N.C.

N.C.

N.C.

N.C.

1-2

3

4

5

6-8

P2

P2

P1

L

Pin 1

P1

Pin 1

RJ - 45

RJ - 45

Female

Female

P1 P2

10 ft +/-1 in.

Connector Shield

Connector Shield

Cable shield

N.C.

N.C.

N.C.

N.C.

N.C.

N.C.

Category 5 Ethernet Cable

PART NUMBER LENGTH AND DESCRIPTION

0012-00-1274-01 6 feet Cat 5 Ethernet Cable

0012-00-1274-02 25 feet Cat 5 Ethernet Cable

0012-00-1274-03 50 feet Cat 5 Ethernet Cable

Serial Port to Serial Port Cable P/N 0012-00-1275-01

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 3 - 19

Disassembly Instructions Repair Information

2X +/-.131.00

L

1

5

6

9

SEE DETAIL A

DETAIL A

P1

P2

7

16 17 18 19 20 22 23

7

16 17 18 19 20 22 23

24-25

1-6

7

8-21

23

22

1

2

3

4

5

6-9

P1

P2

Serial Port to Gas Module Cable

PART NUMBER LENGTH AND DESCRIPTION

0012-00-1276-01 12 inch 9 pin mini D serial to 25 pin D shell

0012-00-1276-02 72 inch 9 pin mini D serial to 25 pin D shell

3 - 20 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Repair Information Disassembly Instructions

cable
shield

cable
shield

3

2

1

connector
shield

BLK

WHT

RED

E1

E2

E3

E4 E7

E6

E5

E8

circuit board

Blk NC

Red No

White Common

Nurse Call Cable (3 pin circular to unterminated)
P/N 0012-00-1277-02

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 3 - 21

Disassembly Instructions Repair Information

P1

1

2

3

4

5

6-9

P2

1-2

3

5

6-9

Connector shield

Cable shield

N.C.

N.C.

N.C.

N.C.

N.C.

4

1

2

3

4

5

6-9

156

9

N.C.

N.C.

N.C.

N.C.

N.C.

N.C.

1

2

3

4

5

6-9

P1

P2

P2

P1

10 ft+/-1 in

1

5

6

9

Female

Male

Serial Port to RJ 45 Cable (VISA) P/N 0012-00-1299-01

Serial Port to Corometrics Fetal Monitor Cable P/N 0012-00-1300-01

3 - 22 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Repair Information Disassembly Instructions

P1

P2

1

26 25

2

L

P2

P1

7

6

5

4

3

2

1

8

9

10

11

12

13

14

15

16

17

18

19

20

TIP

RING

SLV

21

22

23

24

25

26

GND

RSV'd

SYNC

Connector shield

Cable shield

26 pin Molex to Mini Din Cable (DPD sync Cable)

PART NUMBER LENGTH

0012-00-1301-01 8 inches ± 1 inch

0012-00-1301-02 10 feet ± 6 inches

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 3 - 23

Disassembly Instructions Repair Information

P/N 0380-00-0398

P/N 0212-12-0203

P/N 0380-00-0397

Extender Cover Ecg Processor
Card 12 Lead

P/N 0012-00-1441-02

Cable Assembly Lead Set, 12 Lead
AAMI/ ANSI

P/N 0012-00-1441-03

Cable Assembly Lead Set, 12 Lead
IEC/ International

P/N 0996-00-0065-01

12 Lead Processor Card

P/N 0040-00-0324

12 Lead Cable Assembly Kit

Cover Ecg Processor
Card 12 Lead

Screws, Pan Head #2 x 3/16 (Quantity 2 req.)

12 Lead PCMCIA Card and Cable Assembly P/N 0992-00-0155-01

3 - 24 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

4.0

Assembly and Schematic Diagrams

Detail Parts Lists, Assembly and Schematic Drawings are available upon request. Contact
Customer Service: 1-800-288-2121 (x7130).

Detail Parts Lists, Assembly and Schematic Drawings Part Number 0070-00-0441-01.

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 4 - 1

AR42 Recorder

Dual PCMCIA

CO2

NIBP

Input /Output Port

Power
Supply

IABP
Out

Defb
Sync

Isolated
Front End
Section

J8

J15

J14

J 23

J 22

J12

J5

J6

J9

Spo2

Patient
Interconnect

Co2 Module

NIBP Pump
P/N 0012-00-1249

Inline Filter
P/N 0378-02-0004

J13

On / Off
Switch
0012-00-1231

NIBP Module

CPU Board Assembly

Keypad Overlay

J24

P/N 0670-00-0674-01
" "-02(TFT Color / MC Display)
" "-03(EL Display)
" "-04(Passive Display)
P/N 0670-00-0739-01 (12Lead Option - TFT Only)
P/N 0670-00-0739-03 Available for all units
P/N 0670-00-0782-03 (Use on P/N 0998-00-0900-XXXXX)

P/N 0997-00-0501
P/N 0670-00-0730
P/N 0670-00-0746-01
P/N 0670-00-0798-01

P/N 0671-00-0164-03

P/N 0683-00-0465-01

P/N 0670-00-0682-xx

Comm. Ports

LCD Color Matrix Display
Or
Monochrome Display
For P/N 0160-00-0049
Use P/N 0040-00-0331
P/N 0160-00-0071-01 (Anti-Glare)
P/N 0160-00-0112-01 (Bonded Anti-Glare)

Recorder
Interface
Board (AR-42)

P/N0670-00-0695

Fan

0012-00-1622-01

Battery Charge

J21

0330-00-0029-XX0331-00-0107

0331-00-0117-01

0331-00-0129

(Includes View Key)

Speaker

0012-00-0257-06

P4

Co2 Cable
P/N 0012-00-1200

Patient
Interconnect Bd.
Cable
P/N 0012-00-1206

NIBP Cable
P/N 0012-00-1211

Masimo Cable
P/N 0012-00-1308

To Spo2 Connector

Encoder/Cable
P/N 0311-00-0132

Panel Board Cable
P/N 0012-00-1210

DC /AC
Inverter
0671-00-0222
or
0671-00-0230

Slot A

Slot B

Masimo

LCD Cable
P/N 0012-00-1208
or
P/N 0012-00-xxxx

DC /AC
Inverter
Cable
P/N 0012-00-1221
or
P/N 0012-00-xxxx

Masimo

P23

P6

J10

J11

J4

J5
(LCD)

J8

J2

J1

Masimo
Interface
Cable
P/N 0012-00-1201

Co2 Input Connector

To Co2 Exhaust Connector

Front Panel

Temp

SPO2

ECG

IBP 1

IBP 2

CO2 Input

CO2 Exhaust

Patient Connector Panel

PC 12 Cable
P/N 0012-00-1099-02

LNOP - DCI Adult Sensor
P/N 0600-00-0047-01

Xducer

Pump

Optical Bench

Solenoid Valve

J1

Flow

Flow

J2

NIBP Hose

NIBP Cuff

J2

NIBP

Spo2 Cable and
Sensor

ECG

IBP Pressure
Xducer

CO2

Temperature

Comm. Ports
P/N 0198-00-0037 - Blank
P/N 0998-00-0178-03 - CS1 / MB1 / RD1
P/N 0998-00-0178-05 - RD1 / NC1 / SP1
P/N 0998-00-0178-06 - SP1 / NC1 / SP2
P/N 0998-00-0178-04 - CS1 / MB1 / SP1

PCMCIA
Dummy Card
P/N 0380-00-0372

PCMCIA
Dummy Card
P/N 0380-00-0372

EL Display (Planar)

0160-00-0044

or

Nellcor
Interface
Cable
P/N 0012-00-1233

Nellcor

Nellcor

To Spo2 Connector

Nellcor Cable
P/N 0012-00-1356

Nellcor

DS 100A

P/N 0670-00-0680-xx (HP)

J5
(EL)

Spo2 Interface
Board

P/N 0670-00-0696

or P/N 0670-00-0785-01, 02

Spo2 Module

Nellcor
P/N 0671-00-0162
or 0671-00-0242

+ -

ECG

NIBP

IBP

ALARMS

PRINT

DISPLAY

TFT/ MC Keypad Panel Board

P/N 0670-00-0686 or P/N 0670-00-0726

EL/ Keypad Panel Board

P/N 0670-00-0714

Passive Color /
Keypad Panel Board

P/N 0670-00-1137

LCD Passive Color Display
P/N 0160-00-0058

XE-50 Recorder

P/N 0683-00-0501-01

Recorder
Interface
Board (XE-50)

P/N0670-00-1153

P4

J2

Connect to J8

IABP Interface Cable
(ECG ONLY)

P/N 0012-00-1459-01
(

Use only with CPU Bd.

P/N 0670-00-0739-03 or higher

)

(ECG/IBP)

P/N 0012-00-1650-01
(

Use only with CPU Bd.

P/N 0670-00-0782-XX

)

12 Lead Card and Cable Assembly
P/N 0992-00-0155-01

Lead Wire Set
P/N 0012-00-1411-02 (Domestic)
and P/N 0012-00-1411-03 (International)

608MHz Radio Assembly

P/N 0040-00-0361-01

Spo2 Module

Masimo - P/N 0671-00-0055 or
P/N 0040-00-0383 w /Co2

Spo2 Interface
Board

P/N 0670-00-0785-03

DPD Defib

DPD Interface Cable

P/N 0012-00-1301-01

Power Supply

P/N 0014-00-0250
or P/N 0014-00-0251

Line Cord
P/N 0012-25-0001

AC Input

Equipotential
Lug

Connect to J12

SLA Batteries

0146-00-0043

0146-00-0043

Lith- Ion Batteries

0146-00-0069

0146-00-0069

Battery 1

Battery 2

To Battery Charge
Connector J21

Battery 1

Battery 2

To Battery Charge
Connector J21

Control Cable from Li-Ion
Battery Holder to 0014-00-0251
Power Supply

4 - 2 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

FIGURE 4-5 Detail Parts Lists and Assembly Schematic Drawing

Assembly and Schematic Diagrams

5.0

Replacement Parts

5.1 Parts List Front Housing .............................................................. 5-5

5.2 Parts List Rear Housing ............................................................... 5-15

5.3 Communication Ports Parts List ................................................... 5-25

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 5 - 1

NEC TFT LCD Display Assembly
&
Monochrome Display

6A

6B

8

54

55

57

56

58

59

Isometric Drawing

Replacement Parts

5 - 2 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Replacement Parts

6A

6B

8

4

6

START KEYPAD INSTALLATION
AT ENCODER END

MOUNTING HARDWARE
(LOCKWASHER AND NUT)
SUPPLIED WITH ITEM 5
TORQUE: 13IN - LB

2 PLACES

7

22

REF

REF

36

14

15

4 PLACES

2 PLACES

17

ATTACH GROUND STRAP
CONDUCTIVE SURFACE
IS TO CONTACT RAIL
GROUND STRAP IS PART OF
THE KEYPAD (ITEM 6)

SERIAL NUMBER LABEL
LOCATE APPROX AS
SHOWN

11

5

9

1

3

2 PLACES

10

32

2 PLACES

7

16

39

4

2 PLACES

2

6 PLACES

37

24

36

22

2

13

40

2 PLACES

35

33

2 PLACES

DO NOT CREASE

42

(EL DISPLAY)

Isometric Drawing

FRONT ASSEMBLY EL

Added 03/10/00

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 5 - 3

46

45

47

48

49

50

52

51

53

44

6A

6B

8

START KEYPAD INSTALLATION
AT ENCODER END

(Passive Display)

Isometric Drawing

PASSIVE DISPLAY ASSEMBLY

Added 09/29/00

Replacement Parts

5 - 4 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Replacement Parts Parts List Front Housing

5.1 Parts List Front Housing

ITEM NO. DESCRIPTION PART NO.

1. Speaker w/ cable assembly 0012-00-0257-06

2. Screw Pan Hd 4-40 x 3/16 0212-12-0403

3. Screw Pan Hd 4-40 x 5/16 0212-12-0405

4. Screw Pan Hd 6-32 x 5/16 0212-12-0605

5. (Navigator) Encoder w / nut & washer 0311-00-0132

6. Keypad Membrane 0331-00-0117-01

6. Keypad Membrane 0331-00-0129

6a. Keypad Overlay w/ IBP 0330-00-0029-XX

6b. Keypad Overlay w/o IBP 0330-00-0029-XX (See

7. Foot (4 required) 0348-00-0190

8. Knob, Rotary 0366-00-0101

9. Front Housing 0380-00-0338-01

9. Front Housing (LT) 0380-00-0338-02

10. Speaker Holder 0380-00-0352

11. Serial Number Label (Front Housing) 0334-00-1560

12. PCB Interconnect Panel Bd. (LCD Display) 0670-00-0686

13. Cable EL, (display to Interconnect Bd.) 0012-00-1005

14. EL Display Assembly 0160-00-0044

15. Screw Flat Head 0212-17-0807

16. (EL) Gasket 0348-00-0189

17. Mount Rail (EL Right Side) 0436-00-0138

18. Cable LCD Color (display to Interconnect Bd) 0012-00-1208

19. Cable LCD Color (DC/AC Inverter) 0012-00-1221

20. LCD Color Display Kit 0040-00-0331

20. LCD Color Display with Anti-Glare 0160-00-0071-01

20. LCD Color Display NEC Bonded/Anti-Glare
For use in units with serial number TSXXXX-E8 and below.

20. LCD Color Display NEC Bonded/Anti-Glare
For use in units with serial number TSXXXX-E8 and above.

21. Screw Pan Hd 2-56 x 3/16 0212-12-0203

22. Screw Pan Hd 4-40 x ¼ 0212-12-0404

23. Screw Flat Hd 4-40 x ¼ 0212-14-0404

24. Screw Flat Hd 4-40 x ½ 0212-14-0408

25. Washer flat #4 0221-00-0004

26. Gasket 0348-00-0204

27. N/A

28. Bracket 0406-00-0794

29. Bracket Cable Retainer 0406-00-0795

30. Mount Rail (LCD Left side) 0436-00-0178

“Keypad Overlay Table
P/N 0330-00-0029-XX”
on page 5-7.)

0160-00-0087-01

0160-00-0112-01

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 5 - 5

Parts List Front Housing Replacement Parts

ITEM NO. DESCRIPTION PART NO.

31. Mount Rail (LCD Right side) 0436-00-0177

32. Washer flat large (2 required) 0210-10-0004

33. Ferrite, Split Flat Cable 0108-00-0097-01

34. Stand Off, Hex M/F 4-40 X 0.312 Long 0361-30-0312

35. Screw, Flat Head 100° 4-40 X 0.187 Long 0212-17-0403

36. Strap, Ground 0346-00-0046-02

37. Retainer - Cable 0380-00-0375

38. Clip, Ferrite 0344-00-0246

39. Mount Rail (EL Left Side) 0436-00-0139

40. Rubber Retainer 0354-00-0081

41. Backlite Assembly 0149-00-0009

42. PCB Interconnect Panel Bd. (EL) 0670-00-0714

43. Screw, pan head, cross recessed, 4-40x 1/8 0212-12-0402

44. PCB Interconnect Panel Bd. (Passive Display) 0670-00-1137

45. Cable Assembly, 14 pin (Passive Display) 0012-00-1358

46. Display, 10.4 Passive Color (Passive Display) 0160-00-0058

47. Cable Assembly, 15 pin (Passive Display) 0012-00-1359

48. Bracket Inverter Board (Passive Display) 0406-00-0790

49. Bracket Choke Mounting (Passive Display) 0406-00-0791

50. Mounting Rail, Left (Passive Display) 0436-00-0173

51. Mounting Rail, Right (Passive Display) 0436-00-0174

52. Mounting Block, Lower (Passive Display) 0436-00-0175

53. PCB Inverter Bd., K2340, Kyocera (Passive Display) 0671-00-0222

54. Bracket (TFT LCD 0160-00-0069) 0406-00-0820

55. PCB Interconnect Panel Bd. (0331-00-0117-01 Keypad) 0670-00-0726

55. PCB Interconnect Panel Bd. (0331-00-0129 Keypad) 0670-00-0793

56. Cable Inverter 0012-00-1423

57. Cable Interconnect to LCD assembly 0012-00-1424

58. PCB Inverter Bd. - 46 Display 0671-00-0230

59. Clamp, Cable 0343-00-0108

5 - 6 0070-10-0441 Passport 2®/Passport 2 LT™ Service Manual

Replacement Parts Parts List Front Housing

Keypad Overlay Table P/N 0330-00-0029-XX

Languages

ENGLISH GERMAN FRENCH SPANISH ITALIAN DUTCH

IBP W/

IBP

W/O
IBP

* Options with an asterisk (*) are not released at this time.

01 03 05 07 09 11 13 15

02 04 06 08 10 12 14 16

Languages w/ ECG View

ENGLISH GERMAN FRENCH SPANISH ITALIAN DUTCH

IBP W/

IBP

W/O
IBP

* Options with an asterisk (*) are not released at this time.

51 53 55 57 59 61 63 65

52 54 56 58 60 62 64 66

*JAPANESE DANISH

*JAPANESE DANISH

Passport 2®/Passport 2 LT™ Service Manual 0070-10-0441 5 - 7