Harman Kardon AVR-3550-HD Part 2 Service Manual

81

AVR3550HD harman/kardon

1.1 Features

9. 8bit Serial Expansion Interface (SEI): 1 channel

(MSB/LSB selectable and max. 4Mbps at 16MHz)

10. 10-bit successive approximation type AD converter

- Analog input: 6 ch

11. Key-on wakeup : 4 channels

12. Clock operation

Single clock mode

Dual clock mode

13. Low power consumption operation

STOP mode: Oscillation stops. (Battery/Capacitor back-up.)

SLOW1 mode: Low power consumption operation using low-frequency clock.(High-frequency clock

stop.)

SLOW2 mode: Low power consumption operation using low-frequency clock.(High-frequency clock

oscillate.)

TMP86F409NG

IDLE0 mode: CPU stops, and only the Time-Based-Timer(TBT) on peripherals operate using high fre-

quency clock. Release by falling edge of the source clock which is set by TBTCR<TBTCK>.

IDLE1 mode: CPU stops and peripherals operate using high frequency clock. Release by interru-

puts(CPU restarts).

IDLE2 mode: CPU stops and peripherals operate using high and low frequency clock. Release by inter-

ruputs. (CPU restarts).

SLEEP0 mode: CPU stops, and only the Time-Based-Timer(TBT) on peripherals operate using low fre-

quency clock.Release by falling edge of the source clock which is set by TBTCR<TBTCK>.

SLEEP1 mode: CPU stops, and peripherals operate using low frequency clock. Release by interru-

put.(CPU restarts).

SLEEP2 mode: CPU stops and peripherals operate using high and low frequency clock. Release by

interruput.

14. Wide operation voltage:

4.5 V to 5.5 V at 16MHz /32.768 kHz

2.7 V to 5.5 V at 8 MHz /32.768 kHz

82

AVR3550HD harman/kardon

TMP86F409NG

1.2 Pin Assignment

VSS

XIN

XO

UT

TEST

VDD

(XTIN) P21

(XTOUT) P22

RESET

(STOP/INT5) P20

(TX

D) P00

(RXD) P01
(SCLK) P02
(MOSI) P03
(MISO) P04

P14
P16

1
2
3
4
5
6
7
8

9
10
11
12
13
14
15
16

P37 (AIN5/STOP5)

32

P36 (AIN4/STOP4)

31

P35 (AIN3/STOP3)

30

P34 (AIN2/STOP2)

29

P33 (AIN1)

28

P

32 (AIN0)

27

P31 (TC4/PDO4/PWM4/PPG4)

26

P30 (TC3/PDO3/PWM3

25
24
23
22
21
20
19
18
17

DVO)

P12 (
P11 (INT1)

INT0)

P10 (
P07 (TC1/INT4)
P06 (INT3/PPG)
P05 (SS)
P13
P15

)

Figure 1-1 Pin Assignment

83

AVR3550HD harman/kardon

1.3 Block Diagram
TMP86F409NG

1.3 Block Diagram

Figure 1-2 Block Diagram

84

AVR3550HD harman/kardon

TMP86F409NG

1.4 Pin Names and Functions

The TMP86F409NG has MCU mode, parallel PROM mode, and serial PROM mode. Table 1-1 shows the pin

functions in MCU mode. The serial PROM mode is explained later in a separate chapter.

Table 1-1 Pin Names and Functions(1/2)

Pin Name Pin Number Input/Output Functions

P07
TC1
INT4

P06
INT3

PPG

P05

SS

P04
MISO

P03
MOSI

P02
SCLK

P01
RXD

P00
TXD

P16 16 IO PORT16

P15 17 IO PORT15

P14 15 IO PORT14

21

20

19

14

13

12

11

10

IO

PORT07

I

TC1 input

I

External interrupt 4 input

PORT06

IO

I

External interrupt 3 input
PPG output

O

IOIPORT05

SEI master/slave select input

IOIOPORT04

SEI master input, slave output

IOIOPORT03

SEI master input, slave output

IOIOPORT02

SEI serial clock input/output pin

IOIPORT01

UART data input

IOOPORT00

UART data output

P13 18 IO PORT13

P12

DVO

P11
INT1

P10

INT0

P22
XTOUT

P21
XTIN

P20

INT5

STOP

P37
AIN5
STOP5

P36
AIN4
STOP4

24

23

22

7

6

9

32

31

IOOPORT12

Divider Output

IOIPORT11

External interrupt 1 input

IOIPORT10

External interrupt 0 input

PORT22

IO

Resonator connecting pins(32.768kHz) for inputting external

O

clock

PORT21

IO

Resonator connecting pins(32.768kHz) for inputting external

I

clock

IO

PORT20

I

External interrupt 5 input

I

STOP mode release signal input

IO

PORT37

I

Analog Input5

I

STOP5

IO

PORT36

I

Analog Input4

I

STOP4

85

AVR3550HD harman/kardon

TMP86F409NG

Table 1-1 Pin Names and Functions(2/2)

Pin Name Pin Number Input/Output Functions

P35
AIN3
STOP3

P34
AIN2
STOP2

P33
AIN1

P32
AIN0

P31
TC4

PDO4/PWM4/PPG4

P30
TC3

PDO3/PWM3

XIN 2 I Resonator connecting pins for high-frequency clock

XOUT 3 O Resonator connecting pins for high-frequency clock

RESET 8 I Reset signal

TEST 4 I Test pin for out-going test. Normally, be fixed to low.

30

29

28

27

26

25

IO

PORT35

I

Analog Input3

I

STOP3

IO

PORT34

I

Analog Input2

I

STOP2

IOIPORT33

Analog Input1

IOIPORT32

Analog Input0

IO

PORT31

I

TC4 input

O

PDO4/PWM4/PPG4 output

IO

PORT30

I

TC3 input

O

PDO3/PWM3 output

VDD 5 I +5V

VSS 1 I 0(GND)

86

AVR3550HD harman/kardon

A3S56D30ETP
A3S56D40ETP

256M Double Data Rate Synchronous DRAM

Pin Assignment (Top View) 66-pin TSOP

x8

x16

VDD
DQ0

VDDQ

NC

DQ1

VSSQ

NC

DQ2

VDDQ

NC

DQ3

VSSQ

NC
NC

VDDQ

NC
NC

VDD

NC
NC

/WE
/CAS
/RAS

/CS

NC

BA0

BA1

A10/AP

A0
A1

A2
A3

VDD

VDD
DQ0

VDDQ

DQ1
DQ2

VSSQ

DQ3
DQ4

VDDQ

DQ5
DQ6

VSSQ

DQ7

NC

VDDQ

LDQS

NC

VDD

NC

LDM

/WE
/CAS
/RAS

/CS

NC

BA0
BA1

A10/AP

A0
A1

A2
A3

VDD

1
2

3
4
5
6
7

8
9
10

11
12
13

14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

66pin TSOP(II)

400mil width

x

875mil length

0.65mm

Lead Pitch

Row

A0-12

Column

A0-9 (x8)
A0-8 (x16)

66
65

64
63
62
61
60

59
58
57

56
55
54

53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34

VSS
DQ15

VSSQ
DQ14
DQ13
VDDQ

DQ12
DQ11
VSSQ

DQ10
DQ9

VDDQ
DQ8
NC
VSSQ
UDQS

NC
VREF

VSS
UDM

/CLK

CLK
CKE
NC
A12

A11
A9

A8
A7
A6
A5
A4

VSS

VSS
DQ7

VSSQ
NC
DQ6
VDDQ

NC
DQ5
VSSQ

NC
DQ4

VDDQ
NC
NC
VSSQ
DQS

NC
VREF

VSS
DM

/CLK

CLK
CKE
NC
A12

A11
A9

A8
A7
A6
A5
A4

VSS

CLK, /CLK
CKE
/CS
/RAS
/CAS
/WE

DQ0-15

DQ0-7

UDM, LDM

DM

UDQS, LDQS

DQS

: Master Clock
: Clock Enable
: Chip Select
: Row Address Strobe
: Column Address Strobe
: Write Enable

: Data I/O (x16)

: Data I/O (x8)

: Write Mask (x16)

: Write Mask (x8)

: Data Strobe (x16)

: Data Strobe (x8)

A0-12
BA0,1
Vdd
VddQ
Vss
VssQ

: Address Input
: Bank Address Input
: Power Supply
: Power Supply for Output
: Ground
: Ground for Output

87

AVR3550HD harman/kardon

256M Double Data Rate Synchronous DRAM

PIN FUNCTION

SYMBOL TYPE DESCRIPTION

Clock: CLK and /CLK are differential clock inputs. All address and control
input signals are sampled on the crossing of the positive edge of CLK and

CLK, /CLK Input

CKE Input

/CS Input Chip Select: When /CS is high, any command means No Operation.

/RAS, /CAS, /WE Input Combination of /RAS, /CAS, /WE defines basic commands.

negative edge of /CLK. Output (read) data is referenced to the crossings of
CLK and /CLK (both directions of crossing).

Clock Enable: CKE controls internal clock. When CKE is low, internal clock
for the following cycle is ceased. CKE is also used to select auto / self refresh.
After self refresh mode is started, CKE becomes asynchronous input. Self refresh
is maintained as long as CKE is low.

A3S56D30ETP
A3S56D40ETP

A0-12 Input

BA0,1 Input

DQ0-7 (x8),
DQ0-15 (x16),

DQS (x8)

UDQS, LDQS (x16)

DM (x8)

UDM, LDM (x16)

Input / Output

Input / Output

Input

A0-12 specify the Row / Column Address in conjunction with BA0,1. The
Row Address is specified by A0-12. The Column Address is specified by
A0-9(x8) and A0-8(x16). A10 is also used to indicate precharge
option. When A10 is high at a read / write command, an auto precharge is
performed. When A10 is high at a precharge command, all banks are
precharged.

Bank Address: BA0,1 specifies one of four banks to which a command is
applied. BA0,1 must be set with ACT, PRE, READ, WRITE commands.

Data Input/Output: Data bus

Data Strobe: Output with read data, input with write data. Edge-aligned
with read data, centered in write data. Used to capture write data.
For the x16, LDQS corresponds to the data on DQ0-DQ7; UDQS
correspond to the data on DQ8-DQ15

Input Data Mask: DM is an input mask signal for write data. Input data
is masked when DM is sampled HIGH along with that input data
during a WRITE access. DM is sampled on both edges of DQS.
Although DM pins are input only, the DM loading matches the DQ
and DQS loading. For the x16, LDM corresponds to the data on DQ0-DQ7;
UDM corresponds to the data on DQ8-DQ15.

Vdd, Vss Power Supply Power Supply for the memory array and peripheral circuitry.

VddQ, VssQ Power Supply VddQ and VssQ are supplied to the Output Buffers only.

Vref Input SSTL_2 reference voltage.

88

AVR3550HD harman/kardon

A3S56D30ETP
A3S56D40ETP

256M Double Data Rate Synchronous DRAM

BLOCK DIAGRAM
A3S56D30ETP

DLL

Memory

Array

Bank #0

Mode Register

I/O Buffer

Memory

Array

Bank #1

Control Circuitry

DQ0 - 7

Memory

Array

Bank #2

DQS

DQS

Memory

Bank #3

Buffer

Array

Address Buffer

A0-12

BA0,1

Type Designation Code

A 3 S 56 D 3 0 E TP –G5

Control Signal Buffer

Clock Buffer

/CS /RAS /CAS /WE DM

/CLK

CLK CKE

This rule is applied to only Synchronous DRAM family.

Speed Grade

Package Type TP: TSOP(II)
Process Generation
Function Reserved for Future Use
Organization 2n3: x8

DDR Synchronous DRAM

Density 56: 256M bits
Interface S:SSTL_3, _2
Memory Style (DRAM)
Zentel DRAM

6: 166MHz @CL=3.0/2.5, and 133MHz @CL=2.0
5: 200MHz @CL=3.0, 166MHz @CL=2.5, and 133MHz @CL=2.0

5E: 200MHz @CL=3.0/2.5, and 133MHz @CL=2.0

89

AVR3550HD harman/kardon

A3S56D30ETP
A3S56D40ETP

256M Double Data Rate Synchronous DRAM

BLOCK DIAGRAM
A3S56D40ETP

DLL

Memory

Array

Bank #0

Mode Register

I/O Buffer

Memory

Array

Bank #1

Control Circuitry

DQ0 - 15

Memory

Array

Bank #2

UDQS, LDQS

DQS Buffer

Memory

Array

Bank #3

Address Buffer

A0-12

BA0,1

Type Designation Code

A 3 S 56 D 4 0 E TP –G5

Control Signal Buffer

Clock Buffer

/CS /RAS /CAS /WE UDM,

/CLK

CLK CKE

This rule is applied to only Synchronous DRAM family.

Speed Grade

Package Type TP: TSOP(II)
Process Generation
Function Reserved for Future Use
Organization 2n4: x16

DDR Synchronous DRAM

Density 56: 256M bits
Interface S:SSTL_3, _2
Memory Style (DRAM)
Zentel DRAM

6: 166MHz @CL=3.0/2.5, and 133MHz @CL=2.0
5: 200MHz @CL=3.0, 166MHz @CL=2.5, and 133MHz @CL=2.0

5E: 200MHz @CL=3.0/2.5, and 133MHz @CL=2.0

LDM

90

AVR3550HD harman/kardon

Excel Semiconductor inc.

ES29LV320E

32Mbit(4M x 8/2M x 16)

CMOS 3.0 Volt-only, Boot Sector Flash Memory

GENERAL FEATURES

• Single power supply operation

- 2.7V ~ 3.6V for read, program and erase operations

•Sector Structure

- 8Kbyte x 8 boot sectors

- 64Kbyte x 63 sectors

- 256byte security sector

• Top or Bottom boot block

- ES29LV320ET for Top boot block device

- ES29LV320EB for Bottom boot block device

• A 256 bytes of extra sector for security code

- Factory locked

- Customer lockable

• Package Options

- 48-pin TSOP

- 48-ball FBGA

- Pb-free packages

- All Pb-free products are RoHS-Compliant

• Low Vcc write inhibit

• Manufactured on 0.18um process technology

• Compatible with JEDEC standards

- Pinout and software compatible with single-power
supply flash standard

DEVICE PERFORMANCE

• Read access time

- 70ns/90ns for normal Vcc range ( 2.7V ~ 3.6V )

• Program and erase time

- Program time : 6us/byte, 8us/word ( typical )

- Accelerated program time : 4us/word ( typical )

- Sector erase time : 0.7sec/sector ( typical )

• Power consumption (typical values)

- 15uA in standby or automatic sleep mode

- 10mA active read current at 5MHz

- 15mA active write current during program or erase

• Minimum 100,000 program/erase cycles per sector

• 20 Year data retention at 125

o

C

SOFTWARE FEATURES

• Erase Suspend / Erase Resume

• Data# poll and toggle for Pro gr am/erase status

• CFI ( Common Flash Interface) supported

• Unlock Bypass Program

• Autoselect mode

• Auto-sleep mode after t

ACC

+ 30ns

HARDWARE FEATURES

• Hardware reset input pin (RESET#)

- Provides a hardware reset to device

- Any internal device operation is terminated and the
device returns to read mode by the reset

• Ready/Busy# output pin (RY/BY#)

- Provides a program or erase operational status
about whether it is finished for read or still being
progressed

• WP#/ACC input pin

- Two outermost boot sectors are protected when
WP# is set to low, regardless of sector protection

- Program speed is accelerated by raising WP#/ACC
to a high voltage (11.5V~12.5V)

• Sector protection / unprotection (RESET# , A9 )

- Hardware method of locking a sector to prevent
any program or erase operation within that sector

- Two methods are provided :

- In-system method by RESET# pin

- A9 high-voltage method for PROM programmers

• Temporary Sector Unprotection (RESET# )

- Allows temporary unprotection of previously
protected sectors to change data in-system

91

AVR3550HD harman/kardon

ES29LV320E

GENERAL PRODUCT DESCRIPTION

Excel Semiconductor inc.

The ES29LV320 is a 32 megabit, 3.0 volt-only flash
memory device, organized as 4M x 8 bits (Byte
mode) or 2M x 16 bits (Word mode) which is config­urable by BYTE#. Eight boot sectors and sixty three
main sectors with uniform size are provided :
8Kbytes x 8 and 64Kbytes x 63. The device is man­ufactured with ESI’s proprietary, high performance
and highly reliable 0.18um CMOS flash technology.
The device can be programmed or erased in-sys­tem with standard 3.0 Volt Vcc supply ( 2.7V~3.6V)
and can also be programmed in standard EPROM
programmers. The device offers minimum endur­ance of 100,000 program/erase cycles and more
than 10 years of data retention.

The ES29LV320 offers access time as fast as 70ns
or 90ns, allowing operation of high-speed micropro­cessors without wait states. Three separate control
pins are provided to eliminate bus contention : chip
enable (CE#), write enable (WE#) and output
enable (OE#).

All program and erase operation are automatically
and internally performed and controlled by embed­ded program/erase algorithms built in the device.
The device automatically generates and times the
necessary high-voltage pulses to be applied to the
cells, performs the verification, and counts the nu m­ber of sequences. Some status bits (DQ7, DQ6 and
DQ5) read by data# polling or toggling between
consecutive read cycles provide to the users the
internal status of program/erase operation: whether
it is successfully done or still being progressed.

Extra Security Sector of 256 bytes

In the device, an extra security sector of 256 bytes is
provided to customers. This extra sector can be
used for various purposes such as storing ESN
(Electronic Serial Number) or customer’s security
codes. Once after the extra sector is written, it can
be permanently locked by the device manufacturer
(factory-locked) or a customer(customer-lockble).
At the same time, a lock indicator bit (DQ7) is per­manently set to a 1 if the part is factory- locked, or
set to 0 if it is customer-lockable. Therefore, this lock
indicator bit (DQ7) can be properly used to avoid
that any customer-lockable part is used to replace a
factory-locked part. The extra security sector is an
extra memory space for customers when it is used
as a customer-lockable version. So, it can be read
and written like any other sectors. But it should be
noted that the number of E/W(Erase and Write)
cycles is limited to 300 times (maximum) only in the
Security Sector.

Special services such as ESN and factory-lock are
available to customers (ESI’s Special-Code service
) The ES29LV320 is completely compatible with the
JEDEC standard command set of single power sup­ply Flash. Commands are written to the internal
command register using standard write timings of
microprocessor and data can be read out from the
cell array in the device with the same way as used i n
other EPROM or flash devices.

92

AVR3550HD harman/kardon

PRODUCT SELECTOR GUIDE

Family Part Number ES29LV320E

Voltage Range 2.7V ~ 3.6 V

Speed Option 70 90

Max Access Time (ns) 70 90

CE# Access (ns) 70 90

OE# Access (ns) 30 40

ES29LV320E

FUNCTION BLOCK DIAGRAM

Vcc
Vss

WE

RESET#

A<0:20

CE#
OE#

BYTE#

RY/BY#

Vcc Detector

#

Command
Register

Timer/
Counter

Write
State
Machine

Analog Bias
Generator

Sector Switches

Y-Decoder

DQ0-DQ15(A-1)

Input/Output
Buffers

Data Latch/
Sense Amps

Y-Decoder

>

Cell Array
Chip Enable
Output Enable
Logic

X-Decoder

Address Latch

93

AVR3550HD harman/kardon

Excel Semiconductor inc.

PIN DESCRIPTION

Pin Description

A0-A20 21 Addresses

DQ0-DQ14 15 Data Inputs/Outputs

DQ15/A-1

CE# Chip Enable
OE# Output Enable

WE# Write Enable

WP#/ACC Hardware Write Protect/Acceleration Pin

RESET# Hardware Reset Pin, Active Low

BYTE# Se lects 8-bit or 16-bit mode

RY/BY# Ready/Busy Output

Vcc

Vss Device Ground

NC Pin Not Connected Internally

ES29LV320E

DQ15 (Data Input/Output, Word Mode)
A-1 (LSB Address Input, Byte Mode)

3.0 volt-only single power supply
(see Product Selector Guide for speed options and voltage supply tolerances)

LOGIC SYMBOL

21

A0 ~ A20

CE#
OE#

WE#
WP#/ACC
RESET#

BYTE#

16 or 8

DQ0 ~ DQ15
(A-1)

RY/BY#

94

AVR3550HD harman/kardon

Excel Semiconductor inc.

CONNECTION DIAGRAM

A15
A14

A13
A12
A11
A10

A9

A8
A19
A20

WE#

RESET#

NC

WP#/ACC

RY/BY#

A18
A17

A7
A6
A5
A4
A3
A2
A1

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

48-Pin Standard TSOP

ES29LV320E

48
47
46
45
44

43
42
41

40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25

A16
BYTE#
Vss
DQ15/A-1
DQ7
DQ14
DQ6
DQ13

DQ5
DQ12
DQ4
Vcc
DQ11
DQ3
DQ10
DQ2
DQ9
DQ1
DQ8
DQ0
OE#
Vss
CE#
A0

48-Ball FBGA 6 x 8 mm)

(Top View, Balls Facing Down)

C D E F G H J K

7

6

5

4

3

2

A13 A12

A9

WE#

RY/

A7

A3

A8

RESET#

WP#/

ACCBY#

A17

A4

A14

A10

NC

A18

A6

A2

A15

A16

A11 DQ7

A19

A20

A5

DQ5

DQ2

DQ0

A0A1

BYTE#

DQ14

DQ12

DQ10 DQ11 DQ3

DQ8 DQ9 DQ1

DQ15/

A-1

DQ13

Vcc

OE#CE#

Vss

DQ6

DQ4

Vss

Y

E

95

AVR3550HD harman/kardon

ESMT

Preliminary F49L320UA/F49L320BA

32 Mbit (4M x 8/2M x 16)

3V Only CMOS Flash Memory

1. FEATURES

z Single supply v oltage 2.7V-3.6V
z Fast access time: 70/90 ns

z 4,194,304x8 / 2,097,152x16 switchable by BYTE pin

Compatible with JEDEC standard

- Pin-out, packages and software commands compatible with
single-power supply Flash

z Low po wer consumption

- 20mA typical active current

- 25uA typical standby current 

z 100,000 program/erase cycles typically
z 20 Years Data Retention 
z Command register architecture

- Byte Word Programming (9μs/11μs typical)

- Byte Mode : eight 8KB, sixty three 64KB sectors.

- Word Mode : eight 4K word, sixty-three 32 K word sectors.

z Auto Erase (chip & sector) and Auto Program

- Any combination of sectors can be erased concurrently;
Chip erase also provided.

- Automatically program and verify data at specified address

z Erase Suspend/Erase Resume

- Suspend or Resume erasing sectors to allow the

read/program in another sector

z Secured Silicon Sector

- 128word sector for permanent, secure identification through

an 8- word random Electronic Serial Number

- May be programmed and locked at the factory or by the
customer

- Accessible through a command sequence.

2. ORDERING INFORMATION

Part No Boot Speed Package Comments Part No Boot Speed Package Comments

F49L320UA-70TG Upper 70 ns TSOPI Pb-free F49L320UA-90TG Upper 90 ns TSOPI Pb-free
F49L320BA-70TG Bottom 70 ns TSOPI Pb-free F49L320BA-90TG Bottom 90 ns TSOPI Pb-free

3. GENERAL DESCRIPTION

The F49L320UA/F49L320BA is a 32 Megabit, 3V only CMOS
Flash memory device organized as 4M bytes of 8 bits or 2M
words of 16bits. This device is packaged in standard 48-pin
TSOP. It is designed to be programmed and erased both in
system and can in standard EPROM programmers.

With access times of 70 ns and 90 ns, the
F49L320UA/F49L320BA allows the operation of high-speed
microprocessors. The device has separate chip enable

enable

, and output enable

WE

controls. ESMT’s memory

O

CE

, write

devices reliably store memory data even after 100,000 program
and erase cycles.

The F49L320UA/F49L320BA is entirely pin and command set
compatible with the JEDEC standard for 32 Megabit Flash
memory devices. Commands are written to

The F49L320UA/F49L320BA features a sector erase architecture.
The device array is divided into eight 8KB, sixty-three 64KB for

z Ready/Busy (RY/BY )

- RY/

output pin for detection of program or erase operation

B

completion

z End of program or erase detection

- Data polling

- Toggle bits

z Hardware reset

- Hardware pin (

) resets the internal state machine to

ESETR

the read mode

z Sector Protection /Unprotection

- Hardware Protect/Unprotect any combination of sectors from
a program or erase operation.

z Low V
z Boot Sector Architecture

Write inhibit is equal to or less than 2.0V

CC

- U = Upper Boot Block

- B = Bottom Boot Block

z Packages available:

- 48-pin TSOPI

- All Pb-free products are RoHS-Compliant

z CFI (Common Flash Interface) complaint

- Provides device-specific information to the system, allowing
host software to easily reconfigure to different Flash devices.

byte mode. The device memory array is divided into eight 4K
word, sixty-three 32K word sectors for word mode. Sectors can
be erased individually or in groups without affecting the data in
other sectors. Multiple-sector erase and whole chip erase
capabilities provide the flexibility to revise the data in the
device.

The sector protect/unprotect feature disables both program and
erase operations in any combination of the sectors of the
memory. This can be achieved in-system o r via programming
equipment.

A lo w V

detector inhibits write operations on loss of power.

CC

End of program or erase is detected by the Ready/Busy status
pin, Data Polling of DQ7, or by the Toggle Bit I feature on DQ6.
Once the program or erase cycle has been successfully
completed, the device internally resets to the Read mode. The
command register using standard microprocessor write
timings.

Elite Semiconductor Memory Technology Inc. Publication Date : Jan. 2008

Revision: 0.4 1/54

96

AVR3550HD harman/kardon

ESMT

Preliminary F49L320UA/F49L320BA

4. PIN CONFIGURATIONS

4.1 48-pin TSOP

4.2 Pin Description

Symbol Pin Name Functions

A0~A20 Address Input To provide memory addresses.
DQ0~DQ14 Data Input/Output

DQ15/A-1

CE
OE

WE

RESET

BYTE

RY/BY
VCC Power Supply To provide power
GND Ground
NC No connection

Q15 (Word mode) /
LSB addr (Byte Mode)

Chip Enable
Output Enable To gate the data output buffers.
Write Enable To control the Write operations.
Reset Hardware Reset Pin/Sector Protect Unprotect
Word/Byte selection input To select word mode or byte mode
Ready/Busy To check device operation status

To output data when Read and receive data when Write.
The outputs are in tri-state when

To bi-direction date I/O when
To input address when
To activate the device when CE is low.

BYTE

OE or CE is high.

BYTE is High

is Low

Elite Semiconductor Memory Technology Inc. Publication Date : Jan. 2008

Revision: 0.4 2/54

97

AVR3550HD harman/kardon

ESMT

6. FUNCTIONAL BLOCK DIAGRAM

Preliminary F49L320UA/F49L320BA

Elite Semiconductor Memory Technology Inc. Publication Date : Jan. 2008

Revision: 0.4 7/54

98

AVR3550HD harman/kardon

FLI30336

Single-chip enhanced LCD TV controller

Data Brief

Features

■ Integrated 3D video decoder

■ Flexible digital capture up to 165 MHz and

analog capture up to 162 MHz

■ VBI signal processing including WST version

2.5 support

■ Flexible DDR memory interface

■ Faroudja® TrueLife™ video enhancer

■ Advanced Picture-in-Picture (PIP) features

■ Advanced Color Management (ACM-3D) and

Adaptive Contrast Control (ACC)

■ On-chip microprocessor

■ Advanced bitmapped OSD controller

■ LCD overdrive

■ Embedded 10-bit dual-channel LVDS for

1080p and WUXGA panel support

■ Package: 416 PBGA

External Memory

CV1
CV2
CV3

YC1

YC2

YPrPb/

RGB 1

YPrPb/

RGB 2

2x24-bit or

1x30+1x16 bit

input

Analog

Front

End

Digital

Input

Port

10-bit 3D Video

Decoder and

Triple ADC

10-bit Triple

ADC

VBI Data

Proc

MUX

TTX

Decoder

Applications

■ LCD and PDP TV

■ DLP®, LCD, and LCOS front and rear

projection

10 bit

Memory

Controller

DCDi Format

Conversion

for PIP

Controller

Filters

ACM 3D

Sharpening

OSD

and ACC

Enhancer

3x3

3x3

OSD

Blend

Blend

CLUTs

Matrix

Picture

Matrix

10 bit

LVDS Tx

Output

Formatter

Dual
Channel
LVDS

TTL

RGB or

YUV

IR I/

F

Embedded

Micro

-

processor

Control Interface

LBWADC

6 channels

General
Purpose

I/O

GPIO

Audio
Delay

I2S inI2S

out

www.st.com

7

99

AVR3550HD harman/kardon

Description FLI30336

1 Description

The FLI30336 offers high integration for advanced applications of Picture-in-Picture (PIP)
and Picture-by-Picture (PBP) with an integrated video decoder and a 3D comb filter. The
FLI30336 can power up to 1080p/WUXGA displays with the proven Faroudja DCDi Cinema
branded technology.

Special performance features such as the Faroudja DCDi Cinema video format converter,
10-bit performance in the device, and the Advanced Color Management (ACM-3D) provide
exceptional video quality. This exclusive level of video quality technology only seen on
Faroudja Home Theater Systems is now available in a single-chip solution.

The FLI30336 also comprises an integrated Analog Front-End (AFE) that includes triple
ADCs and an integrated cross-point switch. The flexible AFE ensures simple PCB design
with direct connections to TV tuners and input video connectors. In essence, the FLI30336
is the only device needed for a single LCD TV chassis supporting worldwide standards. For
regional variations, only connector and firmware changes are required.

The integrated VBI dataslicer and decoder remove the need for external components
resulting in significant cost reduction. The FLI30336 supports many worldwide VBI
standards for applications of Teletext, Closed Captioning, V-Chip, and other VBI services.

The FLI30336 can be used in digital TV solutions requiring Faroudja DCDi Cinema video
performance levels. An embedded microprocessor and a versatile OSD in a single device
will facilitate rapid development of a reliable and attractive product. The FLI30336 utilizes
the common Cortez family firmware for easy and effortless migration across different
hardware platforms within this family.

Figure 1. System diagram

DDR

SDRAM

RF

Component Video

SCART or Analog RGB

RF

TV

Tuner

16 configurable

Y/C

Optional Second

Analog Channel

MPEG-2 Decoder

analog inputs

FLI30336

Program

Flash

LVDS

Display

up to

WUXGA/

1080p

100

AVR3550HD harman/kardon

FLI30336 Feature attributes

2 Feature attributes

● Flexible digital and analog capture

– 16 configurable analog inputs
– Direct connection from tuner or connector to analog input pin
– Supports analog RGB/YUV capture up to 162 MHz and digital input capture up to

165 MHz
– Full SCART support including RGB fast blank
– 4:4:4/4:2:2/CCIR656/601 8/16/24/30-bit digital input port
– Simple connection to JPEG and MPEG processors with a 8-bit bi-directional

media port

● Integrated 3D video decoder

– Faroudja IntelliComb™ technology
– 3D adaptive comb filters for luma–chroma separation
– Supports Composite, S-Video, and Component (including High Definition) video

input signals
– Supports all broadcast TV video standards—NTSC (North America and Japan),

PAL (I, B, G, H, M, D, N), SECAM (D, K, L, B, G)
– Supports playback video standards—NTSC443 and PAL-60

TM

– Macrovision

● VBI signal processing

– Multi-standard digital VBI dataslicer
– WST FastText page support access with > 2048 page cache
– Supports WST level 2.5
– V-chip, VPS, Closed Captioning, XDS, CGMS, and WSS decoder
– Supports VBI frame freeze

● Faroudja DCDI Cinema format conversion

– Low angle de-interlacing processing
– Per pixel Motion Adaptive De-interlacing (MADi) up to 1080i format
– Format conversion up to WUXGA resolutions
– Panoramic and anamorphic non-linear scaling
– Adaptive media display processing for 3:2 and 2:2 video content
– Special 2:2 and 3:3 film mode for improved film processing
– Adaptive 3D/TNR noise reduction
– Media noise reduction for MPEG inputs

● On-chip microprocessor

– Integrated x186-based microprocessor with rich function library
– General Purpose Inputs/Outputs (GPIOs) available for managing system devices

(keypad, backlight, NVRAM, etc.)
– Advanced power control for low power stand-by mode
– 2-wire serial master bus interface for external device control

and VCR trick mode support

3/7

101

AVR3550HD harman/kardon

Feature attributes FLI30336

● Faroudja TrueLife video enhancer

– High performance and programmable sharpening filters with noise coring
– Programmable main channel horizontal and vertical filter coefficients
– Non-linear chroma and luma enhancement
– Removal of the DVD Chroma Upsampling Error (CUE) introduced by some

DVD sources

● Advanced Color Management (ACM-3D)

– ACM-3D allows flexible flesh-tone compensation, blue stretch, and other image

enhancements
– ACM-3D provides flexible programming, polar coordinate representation, and six-

axis color control
– ACC ensures full dynamic range is used in video content

● Picture-in-Picture (PIP)

– Programmable PIP channel horizontal and vertical filter coefficients
– Supports high performance programmable sharpening filters with noise coring
– Video PIP over full screen graphics and video backgrounds
– Supports graphics and video PIP (CVBS/S-Video/Component ED/HD) over full

screen video background (CVBS/S-Video)
– Side-by-side window support
– PIP zoom support
– DCDi Edge® processing for second channel window

● Output formats

– Dual-channel 8-bit wide TTL output
– Dual-channel 10-bit LVDS transmitters for direct connection to LCD modules
– 30-bit single-wide TTL output; 24-bit 4:2:2 YUV TTL output—12 bits per color

1080p panel support
– 120 Hz WXGA panel support using FRC and Black Frame Insertion (BFI)

technique

● Other features

– Integrated infrared decoder
– Integrated low bandwidth ADC with 6 input channels
– 4 integrated PWM outputs for LCD backlight control
– Integrated I2S audio delay to exact audio and video synchronization
– I2S channel MUX to support two I2S input streams
– Supports DDR1-500 memory devices and 512 Mb
– Reduce LCD video smearing artifacts
– Advanced bitmapped OSD controller

MK2302S-01

MDS 2302S-01 B 1 Revision 070803
Integrated Circuit Systems, Inc. ● 5 25 Race Str eet, San Jose, CA 9512 6 ● tel [phone] ● www.icst.com

Multiplier and Zero Delay Buffer

Description

The MK2302S-01is a high performance Zero Delay
Buffer (ZDB) which integrates ICS’ proprietary
analog/digital Phase Locked Loop (PLL) techniques.
The chip is part of ICS’ ClockBlocksTM family and was
designed as a performance upgrade to meet today’s
higher speed and lower voltage requirements. The zero
delay feature means that the rising edge of the input
clock aligns with the rising edges of both output clocks,
giving the appearance of no delay through the device.
There are two outputs on the chip, one being a
low-skew divide by two of the other output.

The MK2302S-01 is ideal for synchronizing outputs in a
large variety of systems, from personal computers to
data communications to graphics/video. By allowing
off-chip feedback paths, the device can eliminate the
delay through other devices.

Features

• 8 pin SOIC package

• Low input to output skew of 250ps max

• Absolute jitter ± 500ps

• Propagation Delay ± 350ps

• Ability to choose between different multipliers from

0.5X to 16X

• Output clock frequency up to 133 MHz at 3.3V

• Can recover degraded input clock duty cycle

• Output clock duty cycle of 45/55

• Full CMOS clock swings with 25mA drive capability

at TTL levels

• Advanced, low power CMOS process

• Operating voltage of 3.3V or 5V

• Industrial temperature version available

Block Diagram

Phase

Detector,

Charge

Pump,

and Loop

Filter

divide

by N

CLK1

External feedback can come from CLK1 or CLK2 (see table on page 2)

IC L K

FBIN

S1:0

VCO

CLK2

/2

102

AVR3550HD harman/kardon

Multiplier and Zero Delay Buffer

MK2302S-01

Pin Assignment

Clock Multiplier Decoding Table 1

(Multiplies Input clock by shown amount)

Pin Descriptions

FBIN
ICLK
GND

VDD

S0

CLK1

CLK21
2
3
4

8
7
6
5

GND

S1

1
2
3
4

8
7
6
5

8 pin (150 mil) SOIC

FBIN S1 S0 CLK1 CLK2

CLK1 0 0 2 X ICLK ICLK
CLK1 0 1 4 X ICLK 2 X ICLK
CLK1 1 0 ICLK ICLK/2
CLK1 1 1 8 X ICLK 4 X ICLK
CLK2 0 0 4 X ICLK 2 X ICLK
CLK2 0 1 8 X ICLK 4 X ICLK
CLK2 1 0 2 X ICLK ICLK
CLK2 1 1 16 X ICLK 8 XICLK

Pin

Number

Pin

Name

Pin

Type

Pin Description

1 FBIN Input Feedback clock input.
2 ICLK Input Reference clock input.
3 GND Power Connect to ground.
4 S0 Input Select 0 for output clock per decoding table above. Pull-up.
5 S1 Input Select 1 for output clock per decoding table above. Pull up.
6 CLK1 Output Clock output per table above.
7 VDD Power Connect to +3.3V or +5.0V.
8 CLK2 Output Clock output per table above. Low skew divide by two of pin 6 clock.

103

AVR3550HD harman/kardon

Multiformat Video Encoder

Six, 11-Bit, 297 MHz DACs

ADV7342/ADV7343

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Anal og Devices for its use, nor for any infringements of patents or ot her
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: [phone] www.analog.com
Fax: [phone] ©2006 Analog Devices, Inc. All rights reserved.

FEATURES

74.25 MHz 20-/30-bit high definition input support
Compliant with SMPTE 274M (1080i), 296M (720p),

and 240M (1035i)

6, 11-bit, 297 MHz video DACs

16× (216 MHz) DAC oversampling for SD
8× (216 MHz) DAC oversampling for ED
4× (297 MHz) DAC oversampling for HD
37 mA maximum DAC output current

NTSC M, PAL B/D/G/H/I/M/N, PAL 60 support
NTSC and PAL square pixel operation (24.54 MHz/29.5 MHz)
Multiformat video input support

4:2:2 YCrCb (SD, ED, and HD)
4:4:4 YCrCb (ED and HD)
4:4:4 RGB (SD, ED, and HD)

Multiformat video output support

Composite (CVBS) and S-Video (Y/C)
Component YPrPb (SD, ED, and HD)
Component RGB (SD, ED, and HD)

Macrovision® Rev 7.1.L1 (SD) and Rev 1.2 (ED) compliant
Simultaneous SD and ED/HD operation

EIA/CEA-861B compliance support
Programmable features

Luma and chroma filter responses
Vertical blanking interval (VBI)
Subcarrier frequency (F

SC

) and phase

Luma delay
Copy generation management system (CGMS)
Closed captioning and wide screen signaling (WSS)
Integrated subcarrier locking to external video source
Complete on-chip video timing generator
On-chip test pattern generation
On-board voltage reference (optional external input)
Serial MPU interface with dual I

2

C® and SPI® compatibility

3.3 V analog operation

1.8 V digital operation

3.3 V I/O operation
Temperature range: −40°C to +85°C

APPLICATIONS

DVD recorders and players
High definition Blu-ray DVD players
HD-DVD players

FUNCTIONAL BLOCK DIAGRAM

R

GND_IO

VDD_IO

10-BIT

SD

VIDEO

DATA

20-BIT

ED/HD

VIDEO

DATA

S_HSYNCP_HSYNC P_VSYNC P_BLANK S_VSYNC

11-BIT
DAC 1

DAC 1

11-BIT
DAC 2

DAC 2

11-BIT
DAC 3

DAC 3

11-BIT
DAC 4

DAC 4

11-BIT
DAC 5

DAC 5

11-BIT
DAC 6

DAC 6

MULTIPLEXER

REFERENCE

AND CABLE

DETECT

16x/4x OVERSAM PLING

DAC PLL

VIDEO TI MING GENERATOR

POWER

MANAGEMENT

CONTRO L

CLKIN (2) PV

DD

PGND EXT_LF (2) V

REF

COMP (2)

R

SET

(2)

ED/HD INPUT

DEINTERLEAVE

PROGRAMMABLE

HDTV FILTERS

SHARPNESS AND
ADAPTIVE FILTER

CONTROL

YCbCr

HDTV
TEST

PATTERN

GENERATOR

YCbCr

TO

RGB MATRIX

G/B

RGB

ASYNC

BYPASS

RGB

DGND (2) VDD (2)

SCL/

MOSI

SDA/

SCLK

A

LSB/

SPI_SS

SFL/

MISO

MPU PORT

SUBCARRIER FREQUENCY

LOCK (SFL )

YUV

TO

YCrCb/

RGB

PROGRAMMABLE

CHROMINANCE

FILTER

ADD

BURST

RGB/YCrCb

TO

YUV

MATRIX

4:2:2 TO 4: 4:4

HD DDR

DEINTERLEAVE

SIN/COS DDS

BLOCK

16×

FILTER

16×

FILTER

4×

FILTER

AGND

V

AA

ADD

SYNC

VBI DATA SERVICE

INSERTION

PROGRAMMABLE

LUMINANCE

FILTER

06399-001

ADV7342/ADV7343

Figure 1.

Protected by U.S. Patent Numbers 5,343,196 and 5,442,355 and other intellectual property rights.
Protected by U.S. Patent Numbers 4,631,603, 4,577,216, 4,819,098 and other intellectual property rights.

104

AVR3550HD harman/kardon

ADV7342/ADV7343

Rev. 0 | Page 18 of 88

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

64

GND_IO63CLKIN_B62S761S660S559S458S357DGND56V

DD

55S254S153S052

TEST551TEST450S_HSYNC49S_VSYNC

47

R

SET1

46

V

REF

45

COMP1

42

DAC 3

43

DAC 2

44

DAC 1

48

SFL/MISO

41

V

AA

40

AGND

39

DAC 4

37

DAC 6

36

R

SET2

35

COMP2

34

PV

DD

33

EXT_LF1

38

DAC 5

2

TEST0

3

TEST1

4

Y0

7

Y3

6

Y2

5

Y1

1

V

DD_IO

8

Y4

9

Y5

10

V

DD

12

Y6

13

Y7

14

TEST2

15

TEST3

16

C0

11

DGND

17C118C219

ALSB/SPI_SS

20

SDA/SCLK

21

SCL/MOSI

22 23

P_HSYNC

24

P_VSYNC

25

P_BLANK

26

C4

C327C528C629C7

30

CLKIN_A

31 32

PGND

PIN 1

ADV7342/ADV7343

TOP VIEW

(Not to Scale)

EXT_LF2

06399-021

Figure 21. Pin Configuration

Table 13. Pin Function Descriptions

Pin No. Mnemonic

Input/
Output

Description

13, 12,
9 to 4

Y7 to Y0 I 8-Bit Pixel Port. Y0 is the LSB. Refer to Table 31 for input modes.

29 to 25,
18 to 16

C7 to C0 I 8-Bit Pixel Port. C0 is the LSB. Refer to Table 31 for input modes.

62 to 58,
55 to 53

S7 to S0 I 8-Bit Pixel Port. S0 is the LSB. Refer to Table 31 for input modes.

52, 51, 15,
14, 3, 2

TEST5 to
TEST0

I Unused. These pins should be connected to DGND.

30 CLKIN_A I Pixel Clock Input for HD Only (74.25 MHz), ED1 Only (27 MHz or 54 MHz) or SD Only (27 MHz).
63 CLKIN_B I

Pixel Clock Input for Dual Modes Only. Requires a 27 MHz reference clock for ED operation or a

74.25 MHz reference clock for HD operation.

50

S_HSYNC

I/O

SD Horizontal Synchronization Signal. This pin can also be configured to output an SD, ED, or HD
horizontal synchronization signal. See the External Horizontal and Vertical Synchronization
Control section.

49

S_VSYNC

I/O

SD Vertical Synchronization Signal. This pin can also be configured to output an SD, ED, or HD
vertical synchronization signal. See the External Horizontal and Vertical Synchronization Control
section.

22

P_HSYNC

I

ED/HD Horizontal Synchronization Signal. See the External Horizontal and Vertical
Synchronization Control section.

23

P_VSYNC

I

ED/HD Vertical Synchronization Signal. See the External Horizontal and Vertical Synchronization
Control section.

24

P_BLANK

I ED/HD Blanking Signal. See the External Horizontal and Vertical Synchronization Control section.

48 SFL/MISO I/O

Multifunctional Pin: Subcarrier Frequency Lock (SFL) Input/SPI Data Output. The SFL input is
used to drive the color subcarrier DDS system, timing reset, or subcarrier reset.

47 R

SET1

I

This pin is used to control the amplitudes of the DAC 1, DAC 2, and DAC 3 outputs. For full-drive
operation (for example, into a 37.5 Ω load), a 510 Ω resistor must be connected from R

SET1

to
AGND. For low drive operation (for example, into a 300 Ω load), a 4.12 kΩ resistor must be
connected from R

SET1

to AGND.

105

AVR3550HD harman/kardon

ADV7342/ADV7343

Rev. 0 | Page 19 of 88

Pin No. Mnemonic

Input/
Output Description

36 R

SET2

I

This pin is used to control the amplitudes of the DAC 4, DAC 5, and DAC 6 outputs. A 4.12 kΩ
resistor must be connected from R

SET2

to AGND.

45, 35

COMP1,
COMP2

O Compensation Pins. Connect a 2.2 nF capacitor from both COMP pins to V

AA

.

44, 43, 42

DAC 1, DAC 2,
DAC 3

O DAC Outputs. Full and low drive capable DACs.

39, 38, 37

DAC 4, DAC 5,
DAC 6

O DAC Outputs. Low drive only capable DACs.

21 SCL/MOSI I Multifunctional Pin: I2C Clock Input/SPI Data Input.
20 SDA/SCLK I/O Multifunctional Pin: I2C Data Input/Output. Also, SPI clock input.
19

ALSB/SPI_SS

I Multifunctional Pin: This signal sets up the LSB

2

of the MPU I2C address. Also, SPI slave select.

46 V

REF

Optional External Voltage Reference Input for DACs or Voltage Reference Output.
41 VAA P Analog Power Supply (3.3 V).
10, 56 VDD P

Digital Power Supply (1.8 V). For dual-supply configurations, V

DD

can be connected to other 1.8 V

supplies through a ferrite bead or suitable filtering.

1 V

DD_IO

P Input/Output Digital Power Supply (3.3 V).

34 PVDD P

PLL Power Supply (1.8 V). For dual-supply configurations, PV

DD

can be connected to other 1.8 V

supplies through a ferrite bead or suitable filtering.
33 EXT_LF1 I External Loop Filter for On-Chip PLL 1.
31 EXT_LF2 I External Loop Filter for On-Chip PLL 2.
32 PGND G PLL Ground Pin.
40 AGND G Analog Ground Pin.
11, 57 DGND G Digital Ground Pin.
64 GND_IO G Input/Output Supply Ground Pin.

1

ED = enhanced definition = 525p and 625p.

2

LSB = least significant bit. In the ADV7342, setting the LSB to 0 sets the I2C address to 0xD4. Setting it to 1 sets the I2C address to 0xD6. In the ADV7343, setting the

LSB to 0 sets the I2C address to 0x54. Setting it to 1 sets the I2C address to 0x56.

106

AVR3550HD harman/kardon

107

AVR3550HD harman/kardon

TC74VHC14F/FN/FT/FK

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74VHC14F,TC74VHC14FN,TC74VHC14FT,TC74VHC14FK

Hex Schmitt Inverter

The TC74VHC14 is an advanced high speed CMOS SCHMITT

INVERTER fabricated with silicon gate C

2

MOS technology.

It achieves the high speed operation similar to equivalent
Bipolar Schottky TTL while maintaining the CMOS low power
dissipation.

Pin configuration and function are the same as the
TC74VHC04 but the inputs have hysteresis and with its schmitt
trigger function, the TC74VHC14 can be used as a line receivers
which will receive slow input signals.

An input protection circuit ensures that 0 to 5.5 V can be
applied to the input pins without regard to the supply voltage.
This device can be used to interface 5 V to 3 V systems and two
supply systems such as battery back up. This circuit prevents
device destruction due to mismatched supply and input voltages.

Features



High speed: tpd  5.5 ns (typ.) at VCC  5 V



Low power dissipation: I



Power down protection is provided on all inputs.



Balanced propagation delays: t



Wide operating voltage range: V



Low noise: V



Pin and function compatible with 74ALS14

OLP



0.8 V (max)



2 A (max) at Ta  25°C

CC



t



CC (opr)

pHL



2 V to 5.5 V

pLH

Weight
SOP14-P-300-1.27A : 0.18 g (typ.)
SOP14-P-300-1.27 : 0.18 g (typ.)
SOL14-P-150-1.27 : 0.12 g (typ.)
TSSOP14-P-0044-0.65A : 0.06 g (typ.)
VSSOP14-P-0030-0.50 : 0.02 g (typ.)

Note: xxxFN (JEDEC SOP) is not available in

Japan.

TC74VHC14F

TC74VHC14FN

TC74VHC14FT

TC74VHC14FK

108

AVR3550HD harman/kardon

TC74VHC14F/FN/FT/FK

Pin Assignment IEC Logic Symbol

1A

1Y

2A

2Y

(1)

VCC

1

2

3

4

14

13

12

11

6A

6Y

5A

1A

2A

3A

4A

5A

6A

(3)

(5)

(9)

(11)

(13)

(2)

(4)

(6)

(8)

(10)

(12)

1Y

2Y

3Y

4Y

5Y

6Y

3A

3Y

GND

5

6

7

10

9

8

(top view)

Truth Table

A Y

L H

H L

System Diagram, Waveform

A

(A)

V

IN

5Y

4A

4Y

Y

V

H

V

P

V

N

V

(Y)

OUT

Absolute Maximum Ratings (Note)

Characteristics Symbol Rating Unit

Supply voltage range VCC

DC input voltage VIN

DC output voltage V

OUT

Input diode current IIK

Output diode current IOK ±20 mA

DC output current I

±25 mA

OUT

DC VCC/ground current ICC ±50 mA

Power dissipation PD 180 mW

Storage temperature T

stg

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or

even destruction.

0.5 to 7.0 V





0.5 to 7.0 V



0.5 to VCC + 0.5 V

20 mA



65 to 150 °C



109

AVR3550HD harman/kardon

SIL 9185

110

AVR3550HD harman/kardon