MXIC MX23L12810MC-13, MX23L12810MC-90, MX23L12810MC-15, MX23L12810MC-10, MX23L12810MC-12 Datasheet
MX23L12810
FEATURES
•Bit organization
-8M x 16 (word mode)
•Fast access time
-Random access: 90ns (max.)
•Current
-Operating:50mA
-Standby:15uA
PIN CONFIGURATION
44 SOP(For Word Mode Only)
|
|
|
|
|
|
|
|
|
|
|
A21 |
|
|
|
|
44 |
|
|
A20 |
||
|
|
|
|
|
||||||
A18 |
|
|
2 |
|
43 |
|
|
A19 |
||
|
|
|
|
|||||||
A17 |
|
|
3 |
|
42 |
|
|
A8 |
||
|
|
|
|
|||||||
A7 |
|
|
4 |
|
41 |
|
|
A9 |
||
|
|
|
|
|||||||
A6 |
|
|
5 |
|
40 |
|
|
A10 |
||
|
|
|
|
|||||||
A5 |
|
|
6 |
|
39 |
|
|
A11 |
||
|
|
|
|
|||||||
A4 |
|
|
7 |
|
38 |
|
|
A12 |
||
|
|
|
|
|||||||
A3 |
|
|
8 |
MX23L12810 |
37 |
|
|
A13 |
||
|
|
|
||||||||
A2 |
|
|
9 |
36 |
|
|
A14 |
|||
|
|
|
|
|
||||||
A1 |
|
|
10 |
|
35 |
|
|
A15 |
||
|
|
|
|
|||||||
A0 |
|
|
11 |
|
34 |
|
|
A16 |
||
|
|
|
|
|||||||
|
|
|
|
|
12 |
|
33 |
|
|
A22 |
CE |
|
|
|
|
|
|||||
|
|
|
|
|||||||
VSS |
|
|
13 |
|
32 |
|
|
VSS |
||
|
|
|
|
|||||||
|
|
|
|
|
14 |
|
31 |
|
|
D15 |
OE |
|
|
|
|
|
|||||
D0 |
|
|
15 |
|
30 |
|
|
D7 |
||
|
|
|
|
|||||||
D8 |
|
|
16 |
|
29 |
|
|
D14 |
||
|
|
|
|
|||||||
D1 |
|
|
17 |
|
28 |
|
|
D6 |
||
|
|
|
|
|
||||||
D9 |
|
|
18 |
|
27 |
|
|
D13 |
||
|
|
|
|
|
||||||
D2 |
|
|
19 |
|
26 |
|
|
D5 |
||
|
|
|
|
|
||||||
D10 |
|
|
20 |
|
25 |
|
|
D12 |
||
|
|
|
|
|
||||||
D3 |
|
|
21 |
|
24 |
|
|
D4 |
||
|
|
|
|
|
||||||
D11 |
|
|
22 |
|
23 |
|
|
VCC |
||
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
128M-BIT(8Mx16)MASKROM (SOPONLY)
•Supply voltage
-3.0~3.6V
•Package
-44 pin SOP (500mil)
•Temperature
-0 ~ 70°C
PIN DESCRIPTION
Symbol |
Pin Function |
||||
A0~A22 |
Address Inputs |
||||
|
|
|
|
|
|
D0~D15 |
Data Outputs |
||||
|
|
|
|
|
|
|
|
|
Chip Enable Input |
||
|
CE |
|
|
||
|
|
|
|
|
|
|
|
|
Output Enable Input |
||
OE |
|||||
|
|
|
|
|
|
VCC |
Power Supply Pin |
||||
|
|
|
|
|
|
VSS |
Ground Pin |
||||
|
|
|
|
|
|
NC |
No Connection |
||||
|
|
|
|
|
|
ORDER INFORMATION
Part No. |
AccessTime |
Package |
MX23L12810MC-90 |
90ns |
44 pin SOP |
|
|
|
MX23L12810MC-10 |
100ns |
44 pin SOP |
|
|
|
MX23L12810MC-12 |
120ns |
44 pin SOP |
|
|
|
MX23L12810MC-13 |
130ns |
44 pin SOP |
|
|
|
MX23L12810MC-15 |
150ns |
44 pin SOP |
|
|
|
P/N:PM0750 |
REV. 1.3, AUG. 28, 2001 |
1
|
|
MX23L12810 |
|
ABSOLUTE MAXIMUM RATINGS |
|
|
|
|
|
|
|
Item |
Symbol |
Ratings |
|
|
|
|
|
Voltage on any Pin Relative to VSS |
VIN |
-1.3V to VCC+2.0V (Note) |
|
|
|
|
|
Ambient Operating Temperature |
Topr |
0°C to 70°C |
|
|
|
|
|
Storage Temperature |
Tstg |
-65°C to 125°C |
|
|
|
|
|
Note: Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may undershoot VSS to -1.3V for periods of up to 20ns. Maximum DC voltage on input or I/O pins is VCC+0.5V. During voltage transitions, inputs may overshoot VCC to VCC+2.0V for periods of up to 20ns.
DC CHARACTERISTICS (Ta = 0°C ~ 70°C, VCC = 3.0V~3.6V)
Item |
Symbol |
MIN. |
MAX. |
Conditions |
|||
Output High Voltage |
VOH |
2.4V |
- |
IOH = -0.4mA |
|||
|
|
|
|
|
|
|
|
Output Low Voltage |
VOL |
- |
0.4V |
IOL = 1.6mA |
|||
|
|
|
|
|
|
|
|
Input High Voltage |
VIH |
2.2V |
VCC+0.3V |
|
|
|
|
|
|
|
|
|
|
|
|
Input Low Voltage |
VIL |
-0.3V |
0.2 x VCC |
|
|
|
|
|
|
|
|
|
|
|
|
Input Leakage Current |
ILI |
- |
5uA |
|
0V, VCC |
||
|
|
|
|
|
|
|
|
Output Leakage Current |
ILO |
- |
5uA |
0V, VCC |
|||
|
|
|
|
|
|
|
|
Operating Current |
ICC1 |
- |
50mA |
f=5MHz, all outputs open |
|||
|
|
|
|
|
|
|
|
Standby Current (TTL) |
ISTB1 |
- |
1mA |
|
|
= VIH |
|
|
CE |
||||||
|
|
|
|
|
|
|
|
Standby Current (CMOS) |
ISTB2 |
- |
15uA |
|
|
|
|
CE>VCC-0.2V |
|||||||
|
|
|
|
|
|
|
|
Input Capacitance |
CIN |
- |
10pF |
Ta = 25°C, f = 1MHZ |
|||
|
|
|
|
|
|
|
|
Output Capacitance |
COUT |
- |
10pF |
Ta = 25°C, f = 1MHZ |
|||
|
|
|
|
|
|
|
|
AC CHARACTERISTICS (Ta = 0°C ~ 70°C, VCC = 3.0V~3.6V)
Item |
Symbol |
23L12810-90 |
23L12810-10 |
23L12810-12 |
23L12810-13 |
23L12810-15 |
|||||
|
|
MIN. MAX. |
MIN. |
MAX. |
MIN. |
MAX. |
MIN. |
MAX. |
MIN. MAX. |
||
|
|
|
|
|
|
|
|
|
|
|
|
Read Cycle Time |
tRC |
90ns |
- |
100ns |
- |
120ns |
- |
130ns |
- |
150ns - |
|
|
|
|
|
|
|
|
|
|
|
|
|
Address Access Time |
tAA |
- |
90ns |
- |
100ns |
- |
120ns |
- |
130ns |
- |
150ns |
|
|
|
|
|
|
|
|
|
|
|
|
Chip Enable Access Time |
tACE |
- |
90ns |
- |
100ns |
- |
120ns |
- |
130ns |
- |
150ns |
|
|
|
|
|
|
|
|
|
|
|
|
Output Enable Time |
tOE |
- |
25ns |
- |
30ns |
- |
50ns |
- |
50ns |
- |
70ns |
|
|
|
|
|
|
|
|
|
|
|
|
Output Hold After Address |
tOH |
0ns |
- |
0ns |
- |
0ns |
- |
0ns |
- |
0ns |
- |
|
|
|
|
|
|
|
|
|
|
|
|
Output High Z Delay |
tHZ |
- |
20ns |
- |
20ns |
- |
20ns |
- |
20ns |
- |
20ns |
|
|
|
|
|
|
|
|
|
|
|
|
Note: Output high-impedance delay (tHZ) is measured from OE or CE going high, and this parameter guaranteed by design over the full voltage and temperature operating range - not tested.
P/N:PM0750 |
REV. 1.3, AUG. 28, 2001 |
2
Loading...